Loading plugins phase: Elapsed time ==> 0s.679ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -d CY8C5267AXI-LP051 -s C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.056ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.242ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 ODAS-PSOC5-02.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 ODAS-PSOC5-02.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 -verilog ODAS-PSOC5-02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 10 20:21:22 2016


======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   vpp
Options  :    -yv2 -q10 ODAS-PSOC5-02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 10 20:21:22 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ODAS-PSOC5-02.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
ODAS-PSOC5-02.v (line 2935, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-02.v (line 2937, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-02.v (line 3032, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-02.v (line 3084, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-02.v (line 3086, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.

vlogfe:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 -verilog ODAS-PSOC5-02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 10 20:21:22 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\codegentemp\ODAS-PSOC5-02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\codegentemp\ODAS-PSOC5-02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 -verilog ODAS-PSOC5-02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 10 20:21:23 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\codegentemp\ODAS-PSOC5-02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\codegentemp\ODAS-PSOC5-02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:s_4\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_2:MODULE_2:b_31\
	\BasicCounter_2:MODULE_2:b_30\
	\BasicCounter_2:MODULE_2:b_29\
	\BasicCounter_2:MODULE_2:b_28\
	\BasicCounter_2:MODULE_2:b_27\
	\BasicCounter_2:MODULE_2:b_26\
	\BasicCounter_2:MODULE_2:b_25\
	\BasicCounter_2:MODULE_2:b_24\
	\BasicCounter_2:MODULE_2:b_23\
	\BasicCounter_2:MODULE_2:b_22\
	\BasicCounter_2:MODULE_2:b_21\
	\BasicCounter_2:MODULE_2:b_20\
	\BasicCounter_2:MODULE_2:b_19\
	\BasicCounter_2:MODULE_2:b_18\
	\BasicCounter_2:MODULE_2:b_17\
	\BasicCounter_2:MODULE_2:b_16\
	\BasicCounter_2:MODULE_2:b_15\
	\BasicCounter_2:MODULE_2:b_14\
	\BasicCounter_2:MODULE_2:b_13\
	\BasicCounter_2:MODULE_2:b_12\
	\BasicCounter_2:MODULE_2:b_11\
	\BasicCounter_2:MODULE_2:b_10\
	\BasicCounter_2:MODULE_2:b_9\
	\BasicCounter_2:MODULE_2:b_8\
	\BasicCounter_2:MODULE_2:b_7\
	\BasicCounter_2:MODULE_2:b_6\
	\BasicCounter_2:MODULE_2:b_5\
	\BasicCounter_2:MODULE_2:b_4\
	\BasicCounter_2:MODULE_2:b_3\
	\BasicCounter_2:MODULE_2:b_2\
	\BasicCounter_2:MODULE_2:b_1\
	\BasicCounter_2:MODULE_2:b_0\
	\BasicCounter_2:MODULE_2:g2:a0:a_31\
	\BasicCounter_2:MODULE_2:g2:a0:a_30\
	\BasicCounter_2:MODULE_2:g2:a0:a_29\
	\BasicCounter_2:MODULE_2:g2:a0:a_28\
	\BasicCounter_2:MODULE_2:g2:a0:a_27\
	\BasicCounter_2:MODULE_2:g2:a0:a_26\
	\BasicCounter_2:MODULE_2:g2:a0:a_25\
	\BasicCounter_2:MODULE_2:g2:a0:a_24\
	\BasicCounter_2:MODULE_2:g2:a0:b_31\
	\BasicCounter_2:MODULE_2:g2:a0:b_30\
	\BasicCounter_2:MODULE_2:g2:a0:b_29\
	\BasicCounter_2:MODULE_2:g2:a0:b_28\
	\BasicCounter_2:MODULE_2:g2:a0:b_27\
	\BasicCounter_2:MODULE_2:g2:a0:b_26\
	\BasicCounter_2:MODULE_2:g2:a0:b_25\
	\BasicCounter_2:MODULE_2:g2:a0:b_24\
	\BasicCounter_2:MODULE_2:g2:a0:b_23\
	\BasicCounter_2:MODULE_2:g2:a0:b_22\
	\BasicCounter_2:MODULE_2:g2:a0:b_21\
	\BasicCounter_2:MODULE_2:g2:a0:b_20\
	\BasicCounter_2:MODULE_2:g2:a0:b_19\
	\BasicCounter_2:MODULE_2:g2:a0:b_18\
	\BasicCounter_2:MODULE_2:g2:a0:b_17\
	\BasicCounter_2:MODULE_2:g2:a0:b_16\
	\BasicCounter_2:MODULE_2:g2:a0:b_15\
	\BasicCounter_2:MODULE_2:g2:a0:b_14\
	\BasicCounter_2:MODULE_2:g2:a0:b_13\
	\BasicCounter_2:MODULE_2:g2:a0:b_12\
	\BasicCounter_2:MODULE_2:g2:a0:b_11\
	\BasicCounter_2:MODULE_2:g2:a0:b_10\
	\BasicCounter_2:MODULE_2:g2:a0:b_9\
	\BasicCounter_2:MODULE_2:g2:a0:b_8\
	\BasicCounter_2:MODULE_2:g2:a0:b_7\
	\BasicCounter_2:MODULE_2:g2:a0:b_6\
	\BasicCounter_2:MODULE_2:g2:a0:b_5\
	\BasicCounter_2:MODULE_2:g2:a0:b_4\
	\BasicCounter_2:MODULE_2:g2:a0:b_3\
	\BasicCounter_2:MODULE_2:g2:a0:b_2\
	\BasicCounter_2:MODULE_2:g2:a0:b_1\
	\BasicCounter_2:MODULE_2:g2:a0:b_0\
	\BasicCounter_2:MODULE_2:g2:a0:s_31\
	\BasicCounter_2:MODULE_2:g2:a0:s_30\
	\BasicCounter_2:MODULE_2:g2:a0:s_29\
	\BasicCounter_2:MODULE_2:g2:a0:s_28\
	\BasicCounter_2:MODULE_2:g2:a0:s_27\
	\BasicCounter_2:MODULE_2:g2:a0:s_26\
	\BasicCounter_2:MODULE_2:g2:a0:s_25\
	\BasicCounter_2:MODULE_2:g2:a0:s_24\
	\BasicCounter_2:MODULE_2:g2:a0:s_23\
	\BasicCounter_2:MODULE_2:g2:a0:s_22\
	\BasicCounter_2:MODULE_2:g2:a0:s_21\
	\BasicCounter_2:MODULE_2:g2:a0:s_20\
	\BasicCounter_2:MODULE_2:g2:a0:s_19\
	\BasicCounter_2:MODULE_2:g2:a0:s_18\
	\BasicCounter_2:MODULE_2:g2:a0:s_17\
	\BasicCounter_2:MODULE_2:g2:a0:s_16\
	\BasicCounter_2:MODULE_2:g2:a0:s_15\
	\BasicCounter_2:MODULE_2:g2:a0:s_14\
	\BasicCounter_2:MODULE_2:g2:a0:s_13\
	\BasicCounter_2:MODULE_2:g2:a0:s_12\
	\BasicCounter_2:MODULE_2:g2:a0:s_11\
	\BasicCounter_2:MODULE_2:g2:a0:s_10\
	\BasicCounter_2:MODULE_2:g2:a0:s_9\
	\BasicCounter_2:MODULE_2:g2:a0:s_8\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_316
	Net_317
	Net_319
	Net_320
	Net_321
	Net_322
	\MODULE_3:g1:a0:gx:u0:albi_3\
	\MODULE_3:g1:a0:gx:u0:agbi_3\
	\MODULE_3:g1:a0:gx:u0:albi_2\
	\MODULE_3:g1:a0:gx:u0:agbi_2\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\
	\MODULE_4:g1:a0:gx:u0:albi_3\
	\MODULE_4:g1:a0:gx:u0:agbi_3\
	\MODULE_4:g1:a0:gx:u0:albi_2\
	\MODULE_4:g1:a0:gx:u0:agbi_2\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:albi_3\
	\MODULE_5:g1:a0:gx:u0:agbi_3\
	\MODULE_5:g1:a0:gx:u0:albi_2\
	\MODULE_5:g1:a0:gx:u0:agbi_2\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:albi_3\
	\MODULE_6:g1:a0:gx:u0:agbi_3\
	\MODULE_6:g1:a0:gx:u0:albi_2\
	\MODULE_6:g1:a0:gx:u0:agbi_2\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\BasicCounter_2:add_vi_vv_MODGEN_4_31\
	\BasicCounter_2:add_vi_vv_MODGEN_4_30\
	\BasicCounter_2:add_vi_vv_MODGEN_4_29\
	\BasicCounter_2:add_vi_vv_MODGEN_4_28\
	\BasicCounter_2:add_vi_vv_MODGEN_4_27\
	\BasicCounter_2:add_vi_vv_MODGEN_4_26\
	\BasicCounter_2:add_vi_vv_MODGEN_4_25\
	\BasicCounter_2:add_vi_vv_MODGEN_4_24\
	\BasicCounter_2:add_vi_vv_MODGEN_4_23\
	\BasicCounter_2:add_vi_vv_MODGEN_4_22\
	\BasicCounter_2:add_vi_vv_MODGEN_4_21\
	\BasicCounter_2:add_vi_vv_MODGEN_4_20\
	\BasicCounter_2:add_vi_vv_MODGEN_4_19\
	\BasicCounter_2:add_vi_vv_MODGEN_4_18\
	\BasicCounter_2:add_vi_vv_MODGEN_4_17\
	\BasicCounter_2:add_vi_vv_MODGEN_4_16\
	\BasicCounter_2:add_vi_vv_MODGEN_4_15\
	\BasicCounter_2:add_vi_vv_MODGEN_4_14\
	\BasicCounter_2:add_vi_vv_MODGEN_4_13\
	\BasicCounter_2:add_vi_vv_MODGEN_4_12\
	\BasicCounter_2:add_vi_vv_MODGEN_4_11\
	\BasicCounter_2:add_vi_vv_MODGEN_4_10\
	\BasicCounter_2:add_vi_vv_MODGEN_4_9\
	\BasicCounter_2:add_vi_vv_MODGEN_4_8\

Deleted 306 User equations/components.
Deleted 52 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__P1_05_net_0 to Net_16
Aliasing one to Net_16
Aliasing Net_18 to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_16
Aliasing tmpOE__P1_06_net_0 to Net_16
Aliasing tmpOE__P1_07_net_0 to Net_16
Aliasing tmpOE__P1_08_net_0 to Net_16
Aliasing tmpOE__P1_33_net_0 to Net_16
Aliasing Net_54 to Net_16
Aliasing tmpOE__P1_09_net_0 to Net_16
Aliasing tmpOE__P1_10_net_0 to Net_16
Aliasing tmpOE__P1_11_net_0 to Net_16
Aliasing tmpOE__P1_12_net_0 to Net_16
Aliasing tmpOE__P1_13_net_0 to Net_16
Aliasing tmpOE__P1_14_net_0 to Net_16
Aliasing tmpOE__P1_15_net_0 to Net_16
Aliasing tmpOE__P1_16_net_0 to Net_16
Aliasing tmpOE__P1_17_net_0 to Net_16
Aliasing tmpOE__P1_18_net_0 to Net_16
Aliasing tmpOE__P1_19_net_0 to Net_16
Aliasing tmpOE__P1_20_net_0 to Net_16
Aliasing Net_416 to zero
Aliasing tmpOE__P1_32_net_0 to Net_16
Aliasing Net_423 to zero
Aliasing tmpOE__P1_31_net_0 to Net_16
Aliasing tmpOE__P1_30_net_0 to Net_16
Aliasing Net_424 to zero
Aliasing tmpOE__P1_29_net_0 to Net_16
Aliasing tmpOE__P1_28_net_0 to Net_16
Aliasing Net_419 to zero
Aliasing tmpOE__P1_27_net_0 to Net_16
Aliasing Net_415 to zero
Aliasing tmpOE__P1_26_net_0 to Net_16
Aliasing Net_420 to zero
Aliasing tmpOE__P1_25_net_0 to Net_16
Aliasing tmpOE__P1_24_net_0 to Net_16
Aliasing Net_421 to zero
Aliasing tmpOE__P1_23_net_0 to Net_16
Aliasing Net_417 to zero
Aliasing tmpOE__P1_22_net_0 to Net_16
Aliasing Net_422 to zero
Aliasing tmpOE__P1_21_net_0 to Net_16
Aliasing Net_418 to zero
Aliasing Net_482 to Net_16
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_23\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_22\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_21\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_20\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_19\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_18\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_17\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_16\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_15\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_14\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_13\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_12\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_11\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_10\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_9\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_8\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_16
Aliasing \StartPWMA:clk\ to zero
Aliasing \StartPWMA:rst\ to zero
Aliasing \EndPWMA:clk\ to zero
Aliasing \EndPWMA:rst\ to zero
Aliasing \StartPWMB:clk\ to zero
Aliasing \StartPWMB:rst\ to zero
Aliasing \Freq:clk\ to zero
Aliasing \Freq:rst\ to zero
Aliasing \EndPWMB:clk\ to zero
Aliasing \EndPWMB:rst\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing tmpOE__P1_34_net_0 to Net_16
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__LED_net_0 to Net_16
Aliasing Net_315 to Net_16
Aliasing MODIN3_7 to \BasicCounter_2:MODIN2_7\
Aliasing MODIN3_6 to \BasicCounter_2:MODIN2_6\
Aliasing MODIN3_5 to \BasicCounter_2:MODIN2_5\
Aliasing MODIN3_4 to \BasicCounter_2:MODIN2_4\
Aliasing MODIN3_3 to \BasicCounter_2:MODIN2_3\
Aliasing MODIN3_2 to \BasicCounter_2:MODIN2_2\
Aliasing MODIN3_1 to \BasicCounter_2:MODIN2_1\
Aliasing MODIN3_0 to \BasicCounter_2:MODIN2_0\
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to Net_16
Aliasing MODIN5_7 to \BasicCounter_2:MODIN2_7\
Aliasing MODIN5_6 to \BasicCounter_2:MODIN2_6\
Aliasing MODIN5_5 to \BasicCounter_2:MODIN2_5\
Aliasing MODIN5_4 to \BasicCounter_2:MODIN2_4\
Aliasing MODIN5_3 to \BasicCounter_2:MODIN2_3\
Aliasing MODIN5_2 to \BasicCounter_2:MODIN2_2\
Aliasing MODIN5_1 to \BasicCounter_2:MODIN2_1\
Aliasing MODIN5_0 to \BasicCounter_2:MODIN2_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to Net_16
Aliasing MODIN7_7 to \BasicCounter_2:MODIN2_7\
Aliasing MODIN7_6 to \BasicCounter_2:MODIN2_6\
Aliasing MODIN7_5 to \BasicCounter_2:MODIN2_5\
Aliasing MODIN7_4 to \BasicCounter_2:MODIN2_4\
Aliasing MODIN7_3 to \BasicCounter_2:MODIN2_3\
Aliasing MODIN7_2 to \BasicCounter_2:MODIN2_2\
Aliasing MODIN7_1 to \BasicCounter_2:MODIN2_1\
Aliasing MODIN7_0 to \BasicCounter_2:MODIN2_0\
Aliasing \MODULE_5:g1:a0:gx:u0:aeqb_0\ to Net_16
Aliasing MODIN9_7 to \BasicCounter_2:MODIN2_7\
Aliasing MODIN9_6 to \BasicCounter_2:MODIN2_6\
Aliasing MODIN9_5 to \BasicCounter_2:MODIN2_5\
Aliasing MODIN9_4 to \BasicCounter_2:MODIN2_4\
Aliasing MODIN9_3 to \BasicCounter_2:MODIN2_3\
Aliasing MODIN9_2 to \BasicCounter_2:MODIN2_2\
Aliasing MODIN9_1 to \BasicCounter_2:MODIN2_1\
Aliasing MODIN9_0 to \BasicCounter_2:MODIN2_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to Net_16
Aliasing MODIN11_7 to \BasicCounter_2:MODIN2_7\
Aliasing MODIN11_6 to \BasicCounter_2:MODIN2_6\
Aliasing MODIN11_5 to \BasicCounter_2:MODIN2_5\
Aliasing MODIN11_4 to \BasicCounter_2:MODIN2_4\
Aliasing MODIN11_3 to \BasicCounter_2:MODIN2_3\
Aliasing MODIN11_2 to \BasicCounter_2:MODIN2_2\
Aliasing MODIN11_1 to \BasicCounter_2:MODIN2_1\
Aliasing MODIN11_0 to \BasicCounter_2:MODIN2_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to Net_16
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_789
Removing Lhs of wire tmpOE__P1_05_net_0[2] = Net_16[0]
Removing Rhs of wire Net_360[3] = \demux_1:tmp__demux_1_3_reg\[252]
Removing Lhs of wire one[8] = Net_16[0]
Removing Lhs of wire Net_18[13] = zero[7]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[14] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[177]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[16] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[178]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[18] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[179]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[20] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[180]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[61] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[62] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[63] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[64] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[65] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[66] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[67] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[68] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[69] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[70] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[71] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[72] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[73] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[74] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[75] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[76] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[77] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[78] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[79] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[80] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[81] = \BasicCounter_1:MODIN1_3\[82]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[82] = Net_764_3[12]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[83] = \BasicCounter_1:MODIN1_2\[84]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[84] = Net_764_2[15]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[85] = \BasicCounter_1:MODIN1_1\[86]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[86] = Net_764_1[17]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[87] = \BasicCounter_1:MODIN1_0\[88]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[88] = Net_764_0[19]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[218] = Net_16[0]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[219] = Net_16[0]
Removing Lhs of wire tmpOE__P1_06_net_0[221] = Net_16[0]
Removing Rhs of wire Net_368[222] = \demux_1:tmp__demux_1_11_reg\[260]
Removing Lhs of wire tmpOE__P1_07_net_0[228] = Net_16[0]
Removing Rhs of wire Net_359[229] = \demux_1:tmp__demux_1_2_reg\[251]
Removing Lhs of wire tmpOE__P1_08_net_0[235] = Net_16[0]
Removing Rhs of wire Net_367[236] = \demux_1:tmp__demux_1_10_reg\[259]
Removing Lhs of wire tmpOE__P1_33_net_0[242] = Net_16[0]
Removing Lhs of wire Net_54[249] = Net_16[0]
Removing Rhs of wire Net_357[265] = \demux_1:tmp__demux_1_0_reg\[248]
Removing Rhs of wire Net_358[266] = \demux_1:tmp__demux_1_1_reg\[250]
Removing Rhs of wire Net_361[267] = \demux_1:tmp__demux_1_4_reg\[253]
Removing Rhs of wire Net_362[268] = \demux_1:tmp__demux_1_5_reg\[254]
Removing Rhs of wire Net_363[269] = \demux_1:tmp__demux_1_6_reg\[255]
Removing Rhs of wire Net_364[270] = \demux_1:tmp__demux_1_7_reg\[256]
Removing Rhs of wire Net_365[271] = \demux_1:tmp__demux_1_8_reg\[257]
Removing Rhs of wire Net_366[272] = \demux_1:tmp__demux_1_9_reg\[258]
Removing Rhs of wire Net_369[273] = \demux_1:tmp__demux_1_12_reg\[261]
Removing Rhs of wire Net_370[274] = \demux_1:tmp__demux_1_13_reg\[262]
Removing Rhs of wire Net_371[275] = \demux_1:tmp__demux_1_14_reg\[263]
Removing Rhs of wire Net_108[276] = \demux_1:tmp__demux_1_15_reg\[264]
Removing Lhs of wire tmpOE__P1_09_net_0[278] = Net_16[0]
Removing Lhs of wire tmpOE__P1_10_net_0[284] = Net_16[0]
Removing Lhs of wire tmpOE__P1_11_net_0[290] = Net_16[0]
Removing Lhs of wire tmpOE__P1_12_net_0[296] = Net_16[0]
Removing Lhs of wire tmpOE__P1_13_net_0[302] = Net_16[0]
Removing Lhs of wire tmpOE__P1_14_net_0[308] = Net_16[0]
Removing Lhs of wire tmpOE__P1_15_net_0[314] = Net_16[0]
Removing Lhs of wire tmpOE__P1_16_net_0[320] = Net_16[0]
Removing Lhs of wire tmpOE__P1_17_net_0[326] = Net_16[0]
Removing Lhs of wire tmpOE__P1_18_net_0[332] = Net_16[0]
Removing Lhs of wire tmpOE__P1_19_net_0[338] = Net_16[0]
Removing Lhs of wire tmpOE__P1_20_net_0[344] = Net_16[0]
Removing Lhs of wire Net_416[349] = zero[7]
Removing Lhs of wire tmpOE__P1_32_net_0[351] = Net_16[0]
Removing Lhs of wire Net_423[352] = zero[7]
Removing Lhs of wire tmpOE__P1_31_net_0[358] = Net_16[0]
Removing Rhs of wire Net_619[359] = cy_srff_2[802]
Removing Lhs of wire tmpOE__P1_30_net_0[366] = Net_16[0]
Removing Lhs of wire Net_424[367] = zero[7]
Removing Lhs of wire tmpOE__P1_29_net_0[373] = Net_16[0]
Removing Rhs of wire Net_189[374] = cy_srff_1[714]
Removing Lhs of wire tmpOE__P1_28_net_0[381] = Net_16[0]
Removing Lhs of wire Net_419[382] = zero[7]
Removing Lhs of wire tmpOE__P1_27_net_0[388] = Net_16[0]
Removing Lhs of wire Net_415[389] = zero[7]
Removing Lhs of wire tmpOE__P1_26_net_0[395] = Net_16[0]
Removing Lhs of wire Net_420[396] = zero[7]
Removing Lhs of wire tmpOE__P1_25_net_0[402] = Net_16[0]
Removing Lhs of wire tmpOE__P1_24_net_0[408] = Net_16[0]
Removing Lhs of wire Net_421[409] = zero[7]
Removing Lhs of wire tmpOE__P1_23_net_0[415] = Net_16[0]
Removing Lhs of wire Net_417[416] = zero[7]
Removing Lhs of wire tmpOE__P1_22_net_0[422] = Net_16[0]
Removing Lhs of wire Net_422[423] = zero[7]
Removing Lhs of wire tmpOE__P1_21_net_0[429] = Net_16[0]
Removing Lhs of wire Net_418[430] = zero[7]
Removing Rhs of wire Net_502[436] = cmp_vv_vv_MODGEN_5[743]
Removing Rhs of wire Net_502[436] = \MODULE_5:g1:a0:xeq\[1258]
Removing Rhs of wire Net_502[436] = \MODULE_5:g1:a0:gx:u0:aeqb_1\[1221]
Removing Rhs of wire Net_640[437] = \Control_Reg_1:control_out_0\[826]
Removing Rhs of wire Net_640[437] = \Control_Reg_1:control_0\[848]
Removing Rhs of wire Net_183[440] = cmp_vv_vv_MODGEN_2[441]
Removing Rhs of wire Net_183[440] = \MODULE_3:g1:a0:xeq\[998]
Removing Rhs of wire Net_183[440] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[961]
Removing Rhs of wire Net_758[442] = cmp_vv_vv_MODGEN_3[443]
Removing Rhs of wire Net_758[442] = \MODULE_4:g1:a0:xeq\[1128]
Removing Rhs of wire Net_758[442] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[1091]
Removing Lhs of wire Net_482[445] = Net_16[0]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_7\[446] = \BasicCounter_2:MODULE_2:g2:a0:s_7\[613]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_6\[448] = \BasicCounter_2:MODULE_2:g2:a0:s_6\[614]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_5\[450] = \BasicCounter_2:MODULE_2:g2:a0:s_5\[615]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_4\[452] = \BasicCounter_2:MODULE_2:g2:a0:s_4\[616]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_3\[454] = \BasicCounter_2:MODULE_2:g2:a0:s_3\[617]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_2\[456] = \BasicCounter_2:MODULE_2:g2:a0:s_2\[618]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_1\[458] = \BasicCounter_2:MODULE_2:g2:a0:s_1\[619]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_0\[460] = \BasicCounter_2:MODULE_2:g2:a0:s_0\[620]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_23\[501] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_22\[502] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_21\[503] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_20\[504] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_19\[505] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_18\[506] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_17\[507] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_16\[508] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_15\[509] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_14\[510] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_13\[511] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_12\[512] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_11\[513] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_10\[514] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_9\[515] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_8\[516] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_7\[517] = \BasicCounter_2:MODIN2_7\[518]
Removing Lhs of wire \BasicCounter_2:MODIN2_7\[518] = Net_139_7[444]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_6\[519] = \BasicCounter_2:MODIN2_6\[520]
Removing Lhs of wire \BasicCounter_2:MODIN2_6\[520] = Net_139_6[447]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_5\[521] = \BasicCounter_2:MODIN2_5\[522]
Removing Lhs of wire \BasicCounter_2:MODIN2_5\[522] = Net_139_5[449]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_4\[523] = \BasicCounter_2:MODIN2_4\[524]
Removing Lhs of wire \BasicCounter_2:MODIN2_4\[524] = Net_139_4[451]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_3\[525] = \BasicCounter_2:MODIN2_3\[526]
Removing Lhs of wire \BasicCounter_2:MODIN2_3\[526] = Net_139_3[453]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_2\[527] = \BasicCounter_2:MODIN2_2\[528]
Removing Lhs of wire \BasicCounter_2:MODIN2_2\[528] = Net_139_2[455]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_1\[529] = \BasicCounter_2:MODIN2_1\[530]
Removing Lhs of wire \BasicCounter_2:MODIN2_1\[530] = Net_139_1[457]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_0\[531] = \BasicCounter_2:MODIN2_0\[532]
Removing Lhs of wire \BasicCounter_2:MODIN2_0\[532] = Net_139_0[459]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[658] = Net_16[0]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[659] = Net_16[0]
Removing Lhs of wire \StartPWMA:clk\[660] = zero[7]
Removing Lhs of wire \StartPWMA:rst\[661] = zero[7]
Removing Rhs of wire Net_141_7[662] = \StartPWMA:control_out_7\[663]
Removing Rhs of wire Net_141_7[662] = \StartPWMA:control_7\[679]
Removing Rhs of wire Net_141_6[664] = \StartPWMA:control_out_6\[665]
Removing Rhs of wire Net_141_6[664] = \StartPWMA:control_6\[680]
Removing Rhs of wire Net_141_5[666] = \StartPWMA:control_out_5\[667]
Removing Rhs of wire Net_141_5[666] = \StartPWMA:control_5\[681]
Removing Rhs of wire Net_141_4[668] = \StartPWMA:control_out_4\[669]
Removing Rhs of wire Net_141_4[668] = \StartPWMA:control_4\[682]
Removing Rhs of wire Net_141_3[670] = \StartPWMA:control_out_3\[671]
Removing Rhs of wire Net_141_3[670] = \StartPWMA:control_3\[683]
Removing Rhs of wire Net_141_2[672] = \StartPWMA:control_out_2\[673]
Removing Rhs of wire Net_141_2[672] = \StartPWMA:control_2\[684]
Removing Rhs of wire Net_141_1[674] = \StartPWMA:control_out_1\[675]
Removing Rhs of wire Net_141_1[674] = \StartPWMA:control_1\[685]
Removing Rhs of wire Net_141_0[676] = \StartPWMA:control_out_0\[677]
Removing Rhs of wire Net_141_0[676] = \StartPWMA:control_0\[686]
Removing Lhs of wire \EndPWMA:clk\[687] = zero[7]
Removing Lhs of wire \EndPWMA:rst\[688] = zero[7]
Removing Rhs of wire Net_160_7[689] = \EndPWMA:control_out_7\[690]
Removing Rhs of wire Net_160_7[689] = \EndPWMA:control_7\[706]
Removing Rhs of wire Net_160_6[691] = \EndPWMA:control_out_6\[692]
Removing Rhs of wire Net_160_6[691] = \EndPWMA:control_6\[707]
Removing Rhs of wire Net_160_5[693] = \EndPWMA:control_out_5\[694]
Removing Rhs of wire Net_160_5[693] = \EndPWMA:control_5\[708]
Removing Rhs of wire Net_160_4[695] = \EndPWMA:control_out_4\[696]
Removing Rhs of wire Net_160_4[695] = \EndPWMA:control_4\[709]
Removing Rhs of wire Net_160_3[697] = \EndPWMA:control_out_3\[698]
Removing Rhs of wire Net_160_3[697] = \EndPWMA:control_3\[710]
Removing Rhs of wire Net_160_2[699] = \EndPWMA:control_out_2\[700]
Removing Rhs of wire Net_160_2[699] = \EndPWMA:control_2\[711]
Removing Rhs of wire Net_160_1[701] = \EndPWMA:control_out_1\[702]
Removing Rhs of wire Net_160_1[701] = \EndPWMA:control_1\[712]
Removing Rhs of wire Net_160_0[703] = \EndPWMA:control_out_0\[704]
Removing Rhs of wire Net_160_0[703] = \EndPWMA:control_0\[713]
Removing Lhs of wire \StartPWMB:clk\[716] = zero[7]
Removing Lhs of wire \StartPWMB:rst\[717] = zero[7]
Removing Rhs of wire Net_230_7[718] = \StartPWMB:control_out_7\[719]
Removing Rhs of wire Net_230_7[718] = \StartPWMB:control_7\[735]
Removing Rhs of wire Net_230_6[720] = \StartPWMB:control_out_6\[721]
Removing Rhs of wire Net_230_6[720] = \StartPWMB:control_6\[736]
Removing Rhs of wire Net_230_5[722] = \StartPWMB:control_out_5\[723]
Removing Rhs of wire Net_230_5[722] = \StartPWMB:control_5\[737]
Removing Rhs of wire Net_230_4[724] = \StartPWMB:control_out_4\[725]
Removing Rhs of wire Net_230_4[724] = \StartPWMB:control_4\[738]
Removing Rhs of wire Net_230_3[726] = \StartPWMB:control_out_3\[727]
Removing Rhs of wire Net_230_3[726] = \StartPWMB:control_3\[739]
Removing Rhs of wire Net_230_2[728] = \StartPWMB:control_out_2\[729]
Removing Rhs of wire Net_230_2[728] = \StartPWMB:control_2\[740]
Removing Rhs of wire Net_230_1[730] = \StartPWMB:control_out_1\[731]
Removing Rhs of wire Net_230_1[730] = \StartPWMB:control_1\[741]
Removing Rhs of wire Net_230_0[732] = \StartPWMB:control_out_0\[733]
Removing Rhs of wire Net_230_0[732] = \StartPWMB:control_0\[742]
Removing Lhs of wire \Freq:clk\[744] = zero[7]
Removing Lhs of wire \Freq:rst\[745] = zero[7]
Removing Rhs of wire Net_192_7[746] = \Freq:control_out_7\[747]
Removing Rhs of wire Net_192_7[746] = \Freq:control_7\[763]
Removing Rhs of wire Net_192_6[748] = \Freq:control_out_6\[749]
Removing Rhs of wire Net_192_6[748] = \Freq:control_6\[764]
Removing Rhs of wire Net_192_5[750] = \Freq:control_out_5\[751]
Removing Rhs of wire Net_192_5[750] = \Freq:control_5\[765]
Removing Rhs of wire Net_192_4[752] = \Freq:control_out_4\[753]
Removing Rhs of wire Net_192_4[752] = \Freq:control_4\[766]
Removing Rhs of wire Net_192_3[754] = \Freq:control_out_3\[755]
Removing Rhs of wire Net_192_3[754] = \Freq:control_3\[767]
Removing Rhs of wire Net_192_2[756] = \Freq:control_out_2\[757]
Removing Rhs of wire Net_192_2[756] = \Freq:control_2\[768]
Removing Rhs of wire Net_192_1[758] = \Freq:control_out_1\[759]
Removing Rhs of wire Net_192_1[758] = \Freq:control_1\[769]
Removing Rhs of wire Net_192_0[760] = \Freq:control_out_0\[761]
Removing Rhs of wire Net_192_0[760] = \Freq:control_0\[770]
Removing Lhs of wire \EndPWMB:clk\[771] = zero[7]
Removing Lhs of wire \EndPWMB:rst\[772] = zero[7]
Removing Rhs of wire Net_233_7[773] = \EndPWMB:control_out_7\[774]
Removing Rhs of wire Net_233_7[773] = \EndPWMB:control_7\[790]
Removing Rhs of wire Net_233_6[775] = \EndPWMB:control_out_6\[776]
Removing Rhs of wire Net_233_6[775] = \EndPWMB:control_6\[791]
Removing Rhs of wire Net_233_5[777] = \EndPWMB:control_out_5\[778]
Removing Rhs of wire Net_233_5[777] = \EndPWMB:control_5\[792]
Removing Rhs of wire Net_233_4[779] = \EndPWMB:control_out_4\[780]
Removing Rhs of wire Net_233_4[779] = \EndPWMB:control_4\[793]
Removing Rhs of wire Net_233_3[781] = \EndPWMB:control_out_3\[782]
Removing Rhs of wire Net_233_3[781] = \EndPWMB:control_3\[794]
Removing Rhs of wire Net_233_2[783] = \EndPWMB:control_out_2\[784]
Removing Rhs of wire Net_233_2[783] = \EndPWMB:control_2\[795]
Removing Rhs of wire Net_233_1[785] = \EndPWMB:control_out_1\[786]
Removing Rhs of wire Net_233_1[785] = \EndPWMB:control_1\[796]
Removing Rhs of wire Net_233_0[787] = \EndPWMB:control_out_0\[788]
Removing Rhs of wire Net_233_0[787] = \EndPWMB:control_0\[797]
Removing Rhs of wire Net_241[798] = cmp_vv_vv_MODGEN_6[799]
Removing Rhs of wire Net_241[798] = \MODULE_6:g1:a0:xeq\[1388]
Removing Rhs of wire Net_241[798] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[1351]
Removing Rhs of wire Net_746[800] = cmp_vv_vv_MODGEN_7[801]
Removing Rhs of wire Net_746[800] = \MODULE_7:g1:a0:xeq\[1518]
Removing Rhs of wire Net_746[800] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[1481]
Removing Lhs of wire \Status_Reg_1:status_0\[804] = Net_189[374]
Removing Lhs of wire \Status_Reg_1:status_1\[805] = Net_619[359]
Removing Lhs of wire \Status_Reg_1:status_2\[806] = Net_789[807]
Removing Rhs of wire Net_789[807] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[874]
Removing Lhs of wire \Status_Reg_1:status_3\[808] = zero[7]
Removing Lhs of wire \Status_Reg_1:status_4\[809] = zero[7]
Removing Lhs of wire \Status_Reg_1:status_5\[810] = zero[7]
Removing Lhs of wire \Status_Reg_1:status_6\[811] = zero[7]
Removing Lhs of wire \Status_Reg_1:status_7\[812] = zero[7]
Removing Lhs of wire tmpOE__P1_34_net_0[815] = Net_16[0]
Removing Rhs of wire Net_683[816] = \Control_Reg_1:control_out_1\[827]
Removing Rhs of wire Net_683[816] = \Control_Reg_1:control_1\[847]
Removing Lhs of wire \Control_Reg_1:clk\[824] = zero[7]
Removing Lhs of wire \Control_Reg_1:rst\[825] = zero[7]
Removing Lhs of wire tmpOE__LED_net_0[850] = Net_16[0]
Removing Lhs of wire Net_315[851] = Net_16[0]
Removing Lhs of wire \MODULE_3:g1:a0:newa_7\[879] = Net_139_7[444]
Removing Lhs of wire MODIN3_7[880] = Net_139_7[444]
Removing Lhs of wire \MODULE_3:g1:a0:newa_6\[881] = Net_139_6[447]
Removing Lhs of wire MODIN3_6[882] = Net_139_6[447]
Removing Lhs of wire \MODULE_3:g1:a0:newa_5\[883] = Net_139_5[449]
Removing Lhs of wire MODIN3_5[884] = Net_139_5[449]
Removing Lhs of wire \MODULE_3:g1:a0:newa_4\[885] = Net_139_4[451]
Removing Lhs of wire MODIN3_4[886] = Net_139_4[451]
Removing Lhs of wire \MODULE_3:g1:a0:newa_3\[887] = Net_139_3[453]
Removing Lhs of wire MODIN3_3[888] = Net_139_3[453]
Removing Lhs of wire \MODULE_3:g1:a0:newa_2\[889] = Net_139_2[455]
Removing Lhs of wire MODIN3_2[890] = Net_139_2[455]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[891] = Net_139_1[457]
Removing Lhs of wire MODIN3_1[892] = Net_139_1[457]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[893] = Net_139_0[459]
Removing Lhs of wire MODIN3_0[894] = Net_139_0[459]
Removing Lhs of wire \MODULE_3:g1:a0:newb_7\[895] = MODIN4_7[896]
Removing Lhs of wire MODIN4_7[896] = Net_141_7[662]
Removing Lhs of wire \MODULE_3:g1:a0:newb_6\[897] = MODIN4_6[898]
Removing Lhs of wire MODIN4_6[898] = Net_141_6[664]
Removing Lhs of wire \MODULE_3:g1:a0:newb_5\[899] = MODIN4_5[900]
Removing Lhs of wire MODIN4_5[900] = Net_141_5[666]
Removing Lhs of wire \MODULE_3:g1:a0:newb_4\[901] = MODIN4_4[902]
Removing Lhs of wire MODIN4_4[902] = Net_141_4[668]
Removing Lhs of wire \MODULE_3:g1:a0:newb_3\[903] = MODIN4_3[904]
Removing Lhs of wire MODIN4_3[904] = Net_141_3[670]
Removing Lhs of wire \MODULE_3:g1:a0:newb_2\[905] = MODIN4_2[906]
Removing Lhs of wire MODIN4_2[906] = Net_141_2[672]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[907] = MODIN4_1[908]
Removing Lhs of wire MODIN4_1[908] = Net_141_1[674]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[909] = MODIN4_0[910]
Removing Lhs of wire MODIN4_0[910] = Net_141_0[676]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_7\[911] = Net_139_7[444]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_6\[912] = Net_139_6[447]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_5\[913] = Net_139_5[449]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_4\[914] = Net_139_4[451]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_3\[915] = Net_139_3[453]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_2\[916] = Net_139_2[455]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[917] = Net_139_1[457]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[918] = Net_139_0[459]
Removing Lhs of wire \MODULE_3:g1:a0:datab_7\[919] = Net_141_7[662]
Removing Lhs of wire \MODULE_3:g1:a0:datab_6\[920] = Net_141_6[664]
Removing Lhs of wire \MODULE_3:g1:a0:datab_5\[921] = Net_141_5[666]
Removing Lhs of wire \MODULE_3:g1:a0:datab_4\[922] = Net_141_4[668]
Removing Lhs of wire \MODULE_3:g1:a0:datab_3\[923] = Net_141_3[670]
Removing Lhs of wire \MODULE_3:g1:a0:datab_2\[924] = Net_141_2[672]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[925] = Net_141_1[674]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[926] = Net_141_0[676]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_7\[927] = Net_139_7[444]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_6\[928] = Net_139_6[447]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_5\[929] = Net_139_5[449]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_4\[930] = Net_139_4[451]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_3\[931] = Net_139_3[453]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_2\[932] = Net_139_2[455]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[933] = Net_139_1[457]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[934] = Net_139_0[459]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_7\[935] = Net_141_7[662]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_6\[936] = Net_141_6[664]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_5\[937] = Net_141_5[666]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_4\[938] = Net_141_4[668]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_3\[939] = Net_141_3[670]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_2\[940] = Net_141_2[672]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[941] = Net_141_1[674]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[942] = Net_141_0[676]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[951] = Net_16[0]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[952] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[950]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[960] = \MODULE_3:g1:a0:gx:u0:eq_7\[959]
Removing Lhs of wire \MODULE_4:g1:a0:newa_7\[1009] = Net_139_7[444]
Removing Lhs of wire MODIN5_7[1010] = Net_139_7[444]
Removing Lhs of wire \MODULE_4:g1:a0:newa_6\[1011] = Net_139_6[447]
Removing Lhs of wire MODIN5_6[1012] = Net_139_6[447]
Removing Lhs of wire \MODULE_4:g1:a0:newa_5\[1013] = Net_139_5[449]
Removing Lhs of wire MODIN5_5[1014] = Net_139_5[449]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[1015] = Net_139_4[451]
Removing Lhs of wire MODIN5_4[1016] = Net_139_4[451]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[1017] = Net_139_3[453]
Removing Lhs of wire MODIN5_3[1018] = Net_139_3[453]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[1019] = Net_139_2[455]
Removing Lhs of wire MODIN5_2[1020] = Net_139_2[455]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1021] = Net_139_1[457]
Removing Lhs of wire MODIN5_1[1022] = Net_139_1[457]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1023] = Net_139_0[459]
Removing Lhs of wire MODIN5_0[1024] = Net_139_0[459]
Removing Lhs of wire \MODULE_4:g1:a0:newb_7\[1025] = MODIN6_7[1026]
Removing Lhs of wire MODIN6_7[1026] = Net_160_7[689]
Removing Lhs of wire \MODULE_4:g1:a0:newb_6\[1027] = MODIN6_6[1028]
Removing Lhs of wire MODIN6_6[1028] = Net_160_6[691]
Removing Lhs of wire \MODULE_4:g1:a0:newb_5\[1029] = MODIN6_5[1030]
Removing Lhs of wire MODIN6_5[1030] = Net_160_5[693]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[1031] = MODIN6_4[1032]
Removing Lhs of wire MODIN6_4[1032] = Net_160_4[695]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[1033] = MODIN6_3[1034]
Removing Lhs of wire MODIN6_3[1034] = Net_160_3[697]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[1035] = MODIN6_2[1036]
Removing Lhs of wire MODIN6_2[1036] = Net_160_2[699]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1037] = MODIN6_1[1038]
Removing Lhs of wire MODIN6_1[1038] = Net_160_1[701]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1039] = MODIN6_0[1040]
Removing Lhs of wire MODIN6_0[1040] = Net_160_0[703]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_7\[1041] = Net_139_7[444]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_6\[1042] = Net_139_6[447]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_5\[1043] = Net_139_5[449]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[1044] = Net_139_4[451]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[1045] = Net_139_3[453]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[1046] = Net_139_2[455]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1047] = Net_139_1[457]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1048] = Net_139_0[459]
Removing Lhs of wire \MODULE_4:g1:a0:datab_7\[1049] = Net_160_7[689]
Removing Lhs of wire \MODULE_4:g1:a0:datab_6\[1050] = Net_160_6[691]
Removing Lhs of wire \MODULE_4:g1:a0:datab_5\[1051] = Net_160_5[693]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[1052] = Net_160_4[695]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[1053] = Net_160_3[697]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[1054] = Net_160_2[699]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1055] = Net_160_1[701]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1056] = Net_160_0[703]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_7\[1057] = Net_139_7[444]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_6\[1058] = Net_139_6[447]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_5\[1059] = Net_139_5[449]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[1060] = Net_139_4[451]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[1061] = Net_139_3[453]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[1062] = Net_139_2[455]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1063] = Net_139_1[457]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1064] = Net_139_0[459]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_7\[1065] = Net_160_7[689]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_6\[1066] = Net_160_6[691]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_5\[1067] = Net_160_5[693]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[1068] = Net_160_4[695]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[1069] = Net_160_3[697]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[1070] = Net_160_2[699]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1071] = Net_160_1[701]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1072] = Net_160_0[703]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[1081] = Net_16[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1082] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1080]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[1090] = \MODULE_4:g1:a0:gx:u0:eq_7\[1089]
Removing Lhs of wire \MODULE_5:g1:a0:newa_7\[1139] = Net_139_7[444]
Removing Lhs of wire MODIN7_7[1140] = Net_139_7[444]
Removing Lhs of wire \MODULE_5:g1:a0:newa_6\[1141] = Net_139_6[447]
Removing Lhs of wire MODIN7_6[1142] = Net_139_6[447]
Removing Lhs of wire \MODULE_5:g1:a0:newa_5\[1143] = Net_139_5[449]
Removing Lhs of wire MODIN7_5[1144] = Net_139_5[449]
Removing Lhs of wire \MODULE_5:g1:a0:newa_4\[1145] = Net_139_4[451]
Removing Lhs of wire MODIN7_4[1146] = Net_139_4[451]
Removing Lhs of wire \MODULE_5:g1:a0:newa_3\[1147] = Net_139_3[453]
Removing Lhs of wire MODIN7_3[1148] = Net_139_3[453]
Removing Lhs of wire \MODULE_5:g1:a0:newa_2\[1149] = Net_139_2[455]
Removing Lhs of wire MODIN7_2[1150] = Net_139_2[455]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[1151] = Net_139_1[457]
Removing Lhs of wire MODIN7_1[1152] = Net_139_1[457]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[1153] = Net_139_0[459]
Removing Lhs of wire MODIN7_0[1154] = Net_139_0[459]
Removing Lhs of wire \MODULE_5:g1:a0:newb_7\[1155] = MODIN8_7[1156]
Removing Lhs of wire MODIN8_7[1156] = Net_192_7[746]
Removing Lhs of wire \MODULE_5:g1:a0:newb_6\[1157] = MODIN8_6[1158]
Removing Lhs of wire MODIN8_6[1158] = Net_192_6[748]
Removing Lhs of wire \MODULE_5:g1:a0:newb_5\[1159] = MODIN8_5[1160]
Removing Lhs of wire MODIN8_5[1160] = Net_192_5[750]
Removing Lhs of wire \MODULE_5:g1:a0:newb_4\[1161] = MODIN8_4[1162]
Removing Lhs of wire MODIN8_4[1162] = Net_192_4[752]
Removing Lhs of wire \MODULE_5:g1:a0:newb_3\[1163] = MODIN8_3[1164]
Removing Lhs of wire MODIN8_3[1164] = Net_192_3[754]
Removing Lhs of wire \MODULE_5:g1:a0:newb_2\[1165] = MODIN8_2[1166]
Removing Lhs of wire MODIN8_2[1166] = Net_192_2[756]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[1167] = MODIN8_1[1168]
Removing Lhs of wire MODIN8_1[1168] = Net_192_1[758]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[1169] = MODIN8_0[1170]
Removing Lhs of wire MODIN8_0[1170] = Net_192_0[760]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_7\[1171] = Net_139_7[444]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_6\[1172] = Net_139_6[447]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_5\[1173] = Net_139_5[449]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_4\[1174] = Net_139_4[451]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_3\[1175] = Net_139_3[453]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_2\[1176] = Net_139_2[455]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[1177] = Net_139_1[457]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[1178] = Net_139_0[459]
Removing Lhs of wire \MODULE_5:g1:a0:datab_7\[1179] = Net_192_7[746]
Removing Lhs of wire \MODULE_5:g1:a0:datab_6\[1180] = Net_192_6[748]
Removing Lhs of wire \MODULE_5:g1:a0:datab_5\[1181] = Net_192_5[750]
Removing Lhs of wire \MODULE_5:g1:a0:datab_4\[1182] = Net_192_4[752]
Removing Lhs of wire \MODULE_5:g1:a0:datab_3\[1183] = Net_192_3[754]
Removing Lhs of wire \MODULE_5:g1:a0:datab_2\[1184] = Net_192_2[756]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[1185] = Net_192_1[758]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[1186] = Net_192_0[760]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_7\[1187] = Net_139_7[444]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_6\[1188] = Net_139_6[447]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_5\[1189] = Net_139_5[449]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_4\[1190] = Net_139_4[451]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_3\[1191] = Net_139_3[453]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_2\[1192] = Net_139_2[455]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[1193] = Net_139_1[457]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[1194] = Net_139_0[459]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_7\[1195] = Net_192_7[746]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_6\[1196] = Net_192_6[748]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_5\[1197] = Net_192_5[750]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_4\[1198] = Net_192_4[752]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_3\[1199] = Net_192_3[754]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_2\[1200] = Net_192_2[756]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[1201] = Net_192_1[758]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[1202] = Net_192_0[760]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:aeqb_0\[1211] = Net_16[0]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[1212] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[1210]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eqi_0\[1220] = \MODULE_5:g1:a0:gx:u0:eq_7\[1219]
Removing Lhs of wire \MODULE_6:g1:a0:newa_7\[1269] = Net_139_7[444]
Removing Lhs of wire MODIN9_7[1270] = Net_139_7[444]
Removing Lhs of wire \MODULE_6:g1:a0:newa_6\[1271] = Net_139_6[447]
Removing Lhs of wire MODIN9_6[1272] = Net_139_6[447]
Removing Lhs of wire \MODULE_6:g1:a0:newa_5\[1273] = Net_139_5[449]
Removing Lhs of wire MODIN9_5[1274] = Net_139_5[449]
Removing Lhs of wire \MODULE_6:g1:a0:newa_4\[1275] = Net_139_4[451]
Removing Lhs of wire MODIN9_4[1276] = Net_139_4[451]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[1277] = Net_139_3[453]
Removing Lhs of wire MODIN9_3[1278] = Net_139_3[453]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[1279] = Net_139_2[455]
Removing Lhs of wire MODIN9_2[1280] = Net_139_2[455]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1281] = Net_139_1[457]
Removing Lhs of wire MODIN9_1[1282] = Net_139_1[457]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1283] = Net_139_0[459]
Removing Lhs of wire MODIN9_0[1284] = Net_139_0[459]
Removing Lhs of wire \MODULE_6:g1:a0:newb_7\[1285] = MODIN10_7[1286]
Removing Lhs of wire MODIN10_7[1286] = Net_230_7[718]
Removing Lhs of wire \MODULE_6:g1:a0:newb_6\[1287] = MODIN10_6[1288]
Removing Lhs of wire MODIN10_6[1288] = Net_230_6[720]
Removing Lhs of wire \MODULE_6:g1:a0:newb_5\[1289] = MODIN10_5[1290]
Removing Lhs of wire MODIN10_5[1290] = Net_230_5[722]
Removing Lhs of wire \MODULE_6:g1:a0:newb_4\[1291] = MODIN10_4[1292]
Removing Lhs of wire MODIN10_4[1292] = Net_230_4[724]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[1293] = MODIN10_3[1294]
Removing Lhs of wire MODIN10_3[1294] = Net_230_3[726]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[1295] = MODIN10_2[1296]
Removing Lhs of wire MODIN10_2[1296] = Net_230_2[728]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1297] = MODIN10_1[1298]
Removing Lhs of wire MODIN10_1[1298] = Net_230_1[730]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1299] = MODIN10_0[1300]
Removing Lhs of wire MODIN10_0[1300] = Net_230_0[732]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_7\[1301] = Net_139_7[444]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_6\[1302] = Net_139_6[447]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_5\[1303] = Net_139_5[449]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_4\[1304] = Net_139_4[451]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[1305] = Net_139_3[453]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[1306] = Net_139_2[455]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1307] = Net_139_1[457]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1308] = Net_139_0[459]
Removing Lhs of wire \MODULE_6:g1:a0:datab_7\[1309] = Net_230_7[718]
Removing Lhs of wire \MODULE_6:g1:a0:datab_6\[1310] = Net_230_6[720]
Removing Lhs of wire \MODULE_6:g1:a0:datab_5\[1311] = Net_230_5[722]
Removing Lhs of wire \MODULE_6:g1:a0:datab_4\[1312] = Net_230_4[724]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[1313] = Net_230_3[726]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[1314] = Net_230_2[728]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1315] = Net_230_1[730]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1316] = Net_230_0[732]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_7\[1317] = Net_139_7[444]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_6\[1318] = Net_139_6[447]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_5\[1319] = Net_139_5[449]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_4\[1320] = Net_139_4[451]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[1321] = Net_139_3[453]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[1322] = Net_139_2[455]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1323] = Net_139_1[457]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1324] = Net_139_0[459]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_7\[1325] = Net_230_7[718]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_6\[1326] = Net_230_6[720]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_5\[1327] = Net_230_5[722]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_4\[1328] = Net_230_4[724]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[1329] = Net_230_3[726]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[1330] = Net_230_2[728]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1331] = Net_230_1[730]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1332] = Net_230_0[732]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[1341] = Net_16[0]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1342] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1340]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[1350] = \MODULE_6:g1:a0:gx:u0:eq_7\[1349]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[1399] = Net_139_7[444]
Removing Lhs of wire MODIN11_7[1400] = Net_139_7[444]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1401] = Net_139_6[447]
Removing Lhs of wire MODIN11_6[1402] = Net_139_6[447]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[1403] = Net_139_5[449]
Removing Lhs of wire MODIN11_5[1404] = Net_139_5[449]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[1405] = Net_139_4[451]
Removing Lhs of wire MODIN11_4[1406] = Net_139_4[451]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[1407] = Net_139_3[453]
Removing Lhs of wire MODIN11_3[1408] = Net_139_3[453]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[1409] = Net_139_2[455]
Removing Lhs of wire MODIN11_2[1410] = Net_139_2[455]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1411] = Net_139_1[457]
Removing Lhs of wire MODIN11_1[1412] = Net_139_1[457]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1413] = Net_139_0[459]
Removing Lhs of wire MODIN11_0[1414] = Net_139_0[459]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[1415] = MODIN12_7[1416]
Removing Lhs of wire MODIN12_7[1416] = Net_233_7[773]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[1417] = MODIN12_6[1418]
Removing Lhs of wire MODIN12_6[1418] = Net_233_6[775]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[1419] = MODIN12_5[1420]
Removing Lhs of wire MODIN12_5[1420] = Net_233_5[777]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[1421] = MODIN12_4[1422]
Removing Lhs of wire MODIN12_4[1422] = Net_233_4[779]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[1423] = MODIN12_3[1424]
Removing Lhs of wire MODIN12_3[1424] = Net_233_3[781]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[1425] = MODIN12_2[1426]
Removing Lhs of wire MODIN12_2[1426] = Net_233_2[783]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1427] = MODIN12_1[1428]
Removing Lhs of wire MODIN12_1[1428] = Net_233_1[785]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1429] = MODIN12_0[1430]
Removing Lhs of wire MODIN12_0[1430] = Net_233_0[787]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[1431] = Net_139_7[444]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[1432] = Net_139_6[447]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1433] = Net_139_5[449]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1434] = Net_139_4[451]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1435] = Net_139_3[453]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1436] = Net_139_2[455]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1437] = Net_139_1[457]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1438] = Net_139_0[459]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[1439] = Net_233_7[773]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1440] = Net_233_6[775]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1441] = Net_233_5[777]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1442] = Net_233_4[779]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1443] = Net_233_3[781]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1444] = Net_233_2[783]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1445] = Net_233_1[785]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1446] = Net_233_0[787]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[1447] = Net_139_7[444]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1448] = Net_139_6[447]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1449] = Net_139_5[449]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1450] = Net_139_4[451]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1451] = Net_139_3[453]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1452] = Net_139_2[455]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1453] = Net_139_1[457]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1454] = Net_139_0[459]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[1455] = Net_233_7[773]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1456] = Net_233_6[775]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1457] = Net_233_5[777]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1458] = Net_233_4[779]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1459] = Net_233_3[781]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1460] = Net_233_2[783]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1461] = Net_233_1[785]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1462] = Net_233_0[787]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1471] = Net_16[0]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1472] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1470]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1480] = \MODULE_7:g1:a0:gx:u0:eq_7\[1479]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1543] = Net_796[243]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1544] = Net_789[807]

------------------------------------------------------
Aliased 0 equations, 597 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_16' (cost = 0):
Net_16 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_764_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_764_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_139_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:s_0\ <= (not Net_139_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_141_7)
	OR (Net_139_7 and Net_141_7));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_141_6)
	OR (Net_139_6 and Net_141_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_141_5)
	OR (Net_139_5 and Net_141_5));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_141_4)
	OR (Net_139_4 and Net_141_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_141_3)
	OR (Net_139_3 and Net_141_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_141_2)
	OR (Net_139_2 and Net_141_2));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_141_1)
	OR (Net_139_1 and Net_141_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_141_0)
	OR (Net_139_0 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_1 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_3:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_3:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_3:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_141_4 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_141_4 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_141_4 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_141_4 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_141_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_141_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_0 and Net_141_4 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_1 and Net_141_4 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_141_4 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_141_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Virtual signal \MODULE_3:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_3:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_141_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_141_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_141_5 and Net_141_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_141_5 and Net_141_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_141_5 and Net_141_4 and Net_141_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_141_5 and Net_141_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_141_4 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_1 and Net_141_5 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_1 and Net_141_4 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_141_4 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_141_5 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_0 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_0 and Net_141_5 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_0 and Net_141_4 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_141_4 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_141_5 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_1 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_3 and not Net_141_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_141_4 and not Net_141_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_141_5 and not Net_141_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_141_5 and not Net_141_4 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_141_4 and not Net_141_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_141_5 and not Net_141_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_141_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_141_5 and not Net_141_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_141_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_141_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_141_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not Net_141_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_141_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not Net_141_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_141_3)
	OR (not Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_4 and Net_141_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not Net_141_4 and not Net_141_3 and Net_139_3)
	OR (not Net_141_3 and Net_139_4 and Net_139_3)
	OR (not Net_141_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not Net_141_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_141_0)
	OR (not Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and Net_141_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not Net_141_1 and not Net_141_0 and Net_139_0)
	OR (not Net_141_0 and Net_139_1 and Net_139_0)
	OR (not Net_141_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_160_7)
	OR (Net_139_7 and Net_160_7));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_160_6)
	OR (Net_139_6 and Net_160_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_160_5)
	OR (Net_139_5 and Net_160_5));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_160_4)
	OR (Net_139_4 and Net_160_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_160_3)
	OR (Net_139_3 and Net_160_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_160_2)
	OR (Net_139_2 and Net_160_2));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_160_1)
	OR (Net_139_1 and Net_160_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_160_0)
	OR (Net_139_0 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_1 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_160_4 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_160_4 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_160_4 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_160_4 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_160_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_160_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_0 and Net_160_4 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_1 and Net_160_4 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_160_4 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_160_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Virtual signal \MODULE_4:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_160_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_160_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_160_5 and Net_160_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_160_5 and Net_160_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_160_5 and Net_160_4 and Net_160_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_160_5 and Net_160_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_160_4 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_1 and Net_160_5 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_1 and Net_160_4 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_160_4 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_160_5 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_0 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_0 and Net_160_5 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_0 and Net_160_4 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_160_4 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_160_5 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_1 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_3 and not Net_160_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_160_4 and not Net_160_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_160_5 and not Net_160_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_160_5 and not Net_160_4 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_160_4 and not Net_160_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_160_5 and not Net_160_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_160_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_160_5 and not Net_160_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_160_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_160_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_160_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not Net_160_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_160_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not Net_160_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_160_3)
	OR (not Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_4 and Net_160_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not Net_160_4 and not Net_160_3 and Net_139_3)
	OR (not Net_160_3 and Net_139_4 and Net_139_3)
	OR (not Net_160_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not Net_160_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_160_0)
	OR (not Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and Net_160_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not Net_160_1 and not Net_160_0 and Net_139_0)
	OR (not Net_160_0 and Net_139_1 and Net_139_0)
	OR (not Net_160_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_192_7)
	OR (Net_139_7 and Net_192_7));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_192_6)
	OR (Net_139_6 and Net_192_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_192_5)
	OR (Net_139_5 and Net_192_5));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_192_4)
	OR (Net_139_4 and Net_192_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_192_3)
	OR (Net_139_3 and Net_192_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_192_2)
	OR (Net_139_2 and Net_192_2));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_192_1)
	OR (Net_139_1 and Net_192_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_192_0)
	OR (Net_139_0 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_1 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_5:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_5:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_5:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_192_4 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_192_4 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_192_4 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_192_4 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_192_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_192_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_0 and Net_192_4 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_1 and Net_192_4 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_192_4 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_192_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Virtual signal \MODULE_5:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_5:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_192_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_192_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_192_5 and Net_192_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_192_5 and Net_192_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_192_5 and Net_192_4 and Net_192_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_192_5 and Net_192_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_192_4 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_1 and Net_192_5 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_1 and Net_192_4 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_192_4 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_192_5 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_0 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_0 and Net_192_5 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_0 and Net_192_4 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_192_4 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_192_5 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_1 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_3 and not Net_192_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_192_4 and not Net_192_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_192_5 and not Net_192_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_192_5 and not Net_192_4 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_192_4 and not Net_192_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_192_5 and not Net_192_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_192_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_192_5 and not Net_192_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_192_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_192_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_192_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not Net_192_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_192_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not Net_192_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_192_3)
	OR (not Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_4 and Net_192_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not Net_192_4 and not Net_192_3 and Net_139_3)
	OR (not Net_192_3 and Net_139_4 and Net_139_3)
	OR (not Net_192_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not Net_192_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_192_0)
	OR (not Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and Net_192_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not Net_192_1 and not Net_192_0 and Net_139_0)
	OR (not Net_192_0 and Net_139_1 and Net_139_0)
	OR (not Net_192_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_230_7)
	OR (Net_139_7 and Net_230_7));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_230_6)
	OR (Net_139_6 and Net_230_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_230_5)
	OR (Net_139_5 and Net_230_5));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_230_4)
	OR (Net_139_4 and Net_230_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_230_3)
	OR (Net_139_3 and Net_230_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_230_2)
	OR (Net_139_2 and Net_230_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_230_1)
	OR (Net_139_1 and Net_230_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_230_0)
	OR (Net_139_0 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_1 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_6:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_230_4 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_230_4 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_230_4 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_230_4 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_230_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_230_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_0 and Net_230_4 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_1 and Net_230_4 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_230_4 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_230_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Virtual signal \MODULE_6:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_230_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_230_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_230_5 and Net_230_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_230_5 and Net_230_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_230_5 and Net_230_4 and Net_230_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_230_5 and Net_230_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_230_4 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_1 and Net_230_5 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_1 and Net_230_4 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_230_4 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_230_5 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_0 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_0 and Net_230_5 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_0 and Net_230_4 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_230_4 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_230_5 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_1 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_3 and not Net_230_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_230_4 and not Net_230_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_230_5 and not Net_230_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_230_5 and not Net_230_4 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_230_4 and not Net_230_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_230_5 and not Net_230_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_230_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_230_5 and not Net_230_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_230_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_230_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_230_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not Net_230_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_230_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not Net_230_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_230_3)
	OR (not Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_4 and Net_230_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not Net_230_4 and not Net_230_3 and Net_139_3)
	OR (not Net_230_3 and Net_139_4 and Net_139_3)
	OR (not Net_230_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not Net_230_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_230_0)
	OR (not Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and Net_230_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not Net_230_1 and not Net_230_0 and Net_139_0)
	OR (not Net_230_0 and Net_139_1 and Net_139_0)
	OR (not Net_230_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_233_7)
	OR (Net_139_7 and Net_233_7));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_233_6)
	OR (Net_139_6 and Net_233_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_233_5)
	OR (Net_139_5 and Net_233_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_233_4)
	OR (Net_139_4 and Net_233_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_233_3)
	OR (Net_139_3 and Net_233_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_233_2)
	OR (Net_139_2 and Net_233_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_233_1)
	OR (Net_139_1 and Net_233_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_233_0)
	OR (Net_139_0 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_1 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_0 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_2 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_233_2 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_233_2 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (not Net_139_2 and not Net_233_2 and Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0 and Net_139_2 and Net_233_2)
	OR (not Net_139_1 and not Net_233_1 and Net_139_2 and Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_0 and not Net_233_0 and Net_139_2 and Net_139_1 and Net_233_2 and Net_233_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_233_3 and not Net_233_2 and Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_2 and Net_233_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_233_3 and not Net_233_1 and Net_139_2 and Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_233_3 and not Net_233_0 and Net_139_2 and Net_139_1 and Net_233_2 and Net_233_1)
	OR (not Net_139_3 and not Net_233_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_233_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_233_2 and not Net_233_1 and Net_139_3 and Net_139_0 and Net_233_3 and Net_233_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_233_2 and not Net_233_0 and Net_139_3 and Net_139_1 and Net_233_3 and Net_233_1)
	OR (not Net_139_2 and not Net_233_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_233_3 and Net_233_2)
	OR (not Net_139_1 and not Net_233_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_0 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_233_4 and not Net_233_3 and not Net_233_2 and Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_2 and Net_233_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_1 and Net_139_2 and Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_0 and Net_139_2 and Net_139_1 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_233_4 and not Net_233_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_233_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_2 and not Net_233_1 and Net_139_3 and Net_139_0 and Net_233_3 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_0 and Net_139_3 and Net_139_1 and Net_233_3 and Net_233_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_233_4 and not Net_233_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_233_3 and Net_233_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_233_4 and not Net_233_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_233_4 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_233_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_233_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_0 and Net_233_4 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_1 and Net_233_4 and Net_233_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_233_3 and not Net_233_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_233_4 and Net_233_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_233_3 and not Net_233_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_233_3 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_2 and Net_233_1)
	OR (not Net_139_3 and not Net_233_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_233_4 and Net_233_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_1)
	OR (not Net_139_2 and not Net_233_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_233_4 and Net_233_3 and Net_233_2)
	OR (not Net_139_1 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_0 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0));

Note:  Virtual signal \MODULE_7:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_233_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_233_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_233_5 and Net_233_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_233_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_233_5 and Net_233_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_233_4 and Net_233_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_233_5 and Net_233_4 and Net_233_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_2 and Net_233_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_2 and Net_233_5 and Net_233_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_233_4 and Net_233_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_233_5 and Net_233_4 and Net_233_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_233_3 and Net_233_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_233_5 and Net_233_3 and Net_233_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_233_4 and Net_233_3 and Net_233_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_1 and Net_233_5 and Net_233_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_1 and Net_233_4 and Net_233_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_0 and Net_139_3 and Net_139_1 and Net_233_3 and Net_233_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_233_5 and Net_233_3 and Net_233_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_0 and Net_139_2 and Net_139_1 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_2 and Net_233_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_233_3 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_233_4 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_233_5 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_0 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_0 and Net_233_5 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_0 and Net_233_4 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_1 and Net_139_3 and Net_139_0 and Net_233_3 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_1 and Net_139_2 and Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_233_5 and not Net_233_3 and not Net_233_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_233_3 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_233_4 and not Net_233_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_233_5 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_1 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_233_4 and not Net_233_3 and not Net_233_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_233_5 and not Net_233_3 and not Net_233_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_233_3 and not Net_233_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_233_5 and not Net_233_4 and not Net_233_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_233_4 and not Net_233_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_233_5 and not Net_233_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_2 and not Net_233_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_233_5 and not Net_233_4 and not Net_233_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_233_4 and not Net_233_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_233_5 and not Net_233_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_233_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_233_5 and not Net_233_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_233_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_233_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_233_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not Net_233_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_233_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not Net_233_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_233_3)
	OR (not Net_139_3 and Net_233_4 and Net_233_3)
	OR (not Net_139_4 and Net_233_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not Net_233_4 and not Net_233_3 and Net_139_3)
	OR (not Net_233_3 and Net_139_4 and Net_139_3)
	OR (not Net_233_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_233_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not Net_233_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_233_0)
	OR (not Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_1 and Net_233_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not Net_233_1 and not Net_233_0 and Net_139_0)
	OR (not Net_233_0 and Net_139_1 and Net_139_0)
	OR (not Net_233_1 and Net_139_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_764_0 and Net_764_1)
	OR (not Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_141_7 and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_141_6 and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_2:g2:a0:s_1\ <= ((not Net_139_0 and Net_139_1)
	OR (not Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_230_7 and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_230_6 and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_233_7 and not Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_233_7 and Net_139_6 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_233_6 and Net_139_7 and Net_233_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_233_7 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_764_2 and Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_764_1 and Net_764_2)
	OR (not Net_764_0 and Net_764_2)
	OR (not Net_764_2 and Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_764_3 and Net_764_2 and Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for 'Net_502' (cost = 4):
Net_502 <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_183' (cost = 4):
Net_183 <= ((not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_141_7 and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_141_6 and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_758' (cost = 4):
Net_758 <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_2:g2:a0:s_2\ <= ((not Net_139_1 and Net_139_2)
	OR (not Net_139_0 and Net_139_2)
	OR (not Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_761' (cost = 25):
Net_761 <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR Net_640);

Note:  Expanding virtual equation for 'Net_241' (cost = 4):
Net_241 <= ((not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_230_7 and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_230_6 and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_746' (cost = 4):
Net_746 <= ((not Net_139_7 and not Net_139_6 and not Net_233_7 and not Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_233_7 and Net_139_6 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_233_6 and Net_139_7 and Net_233_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_233_7 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_748' (cost = 25):
Net_748 <= ((not Net_139_7 and not Net_139_6 and not Net_233_7 and not Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_233_7 and Net_139_6 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_233_6 and Net_139_7 and Net_233_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_233_7 and Net_233_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR Net_640);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_764_2 and Net_764_3)
	OR (not Net_764_1 and Net_764_3)
	OR (not Net_764_0 and Net_764_3)
	OR (not Net_764_3 and Net_764_2 and Net_764_1 and Net_764_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal Net_575 with ( cost: 440 or cost_inv: 5)  > 90 or with size: 5 > 102 has been made a (soft) node.
Net_575 <= (Net_640
	OR (not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_3\' (cost = 4):
\BasicCounter_2:MODULE_2:g2:a0:s_3\ <= ((not Net_139_2 and Net_139_3)
	OR (not Net_139_1 and Net_139_3)
	OR (not Net_139_0 and Net_139_3)
	OR (not Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_4\' (cost = 5):
\BasicCounter_2:MODULE_2:g2:a0:s_4\ <= ((not Net_139_3 and Net_139_4)
	OR (not Net_139_2 and Net_139_4)
	OR (not Net_139_1 and Net_139_4)
	OR (not Net_139_0 and Net_139_4)
	OR (not Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_5\' (cost = 6):
\BasicCounter_2:MODULE_2:g2:a0:s_5\ <= ((not Net_139_4 and Net_139_5)
	OR (not Net_139_3 and Net_139_5)
	OR (not Net_139_2 and Net_139_5)
	OR (not Net_139_1 and Net_139_5)
	OR (not Net_139_0 and Net_139_5)
	OR (not Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_6\' (cost = 7):
\BasicCounter_2:MODULE_2:g2:a0:s_6\ <= ((not Net_139_5 and Net_139_6)
	OR (not Net_139_4 and Net_139_6)
	OR (not Net_139_3 and Net_139_6)
	OR (not Net_139_2 and Net_139_6)
	OR (not Net_139_1 and Net_139_6)
	OR (not Net_139_0 and Net_139_6)
	OR (not Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_7\' (cost = 8):
\BasicCounter_2:MODULE_2:g2:a0:s_7\ <= ((not Net_139_6 and Net_139_7)
	OR (not Net_139_5 and Net_139_7)
	OR (not Net_139_4 and Net_139_7)
	OR (not Net_139_3 and Net_139_7)
	OR (not Net_139_2 and Net_139_7)
	OR (not Net_139_1 and Net_139_7)
	OR (not Net_139_0 and Net_139_7)
	OR (not Net_139_7 and Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 183 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[189] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[199] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[209] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[629] = zero[7]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[639] = zero[7]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -dcpsoc3 ODAS-PSOC5-02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.037ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Saturday, 10 December 2016 20:21:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\doug_000\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-02.cydsn\ODAS-PSOC5-02.cyprj -d CY8C5267AXI-LP051 ODAS-PSOC5-02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_2\ kept \MODULE_3:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_2\ kept \MODULE_3:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_1\ kept \MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_1\ kept \MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_0\ kept \MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_0\ kept \MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_2\ kept \MODULE_5:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_2\ kept \MODULE_5:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_1\ kept \MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_1\ kept \MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_0\ kept \MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_0\ kept \MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_1\ kept \MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_1\ kept \MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept \MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept \MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=11, Signal=Net_185
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_138
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_05(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_05(0)__PA ,
            input => Net_360 ,
            pad => P1_05(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_06(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_06(0)__PA ,
            input => Net_368 ,
            pad => P1_06(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_07(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_07(0)__PA ,
            input => Net_359 ,
            pad => P1_07(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_08(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_08(0)__PA ,
            input => Net_367 ,
            pad => P1_08(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_33(0)__PA ,
            fb => Net_796 ,
            annotation => Net_767 ,
            pad => P1_33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_09(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_09(0)__PA ,
            input => Net_358 ,
            pad => P1_09(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_10(0)__PA ,
            input => Net_366 ,
            pad => P1_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_11(0)__PA ,
            input => Net_357 ,
            pad => P1_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_12(0)__PA ,
            input => Net_365 ,
            pad => P1_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_13(0)__PA ,
            input => Net_364 ,
            pad => P1_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_14(0)__PA ,
            input => Net_108 ,
            pad => P1_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_15(0)__PA ,
            input => Net_363 ,
            pad => P1_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_16(0)__PA ,
            input => Net_371 ,
            pad => P1_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_17(0)__PA ,
            input => Net_362 ,
            pad => P1_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_18(0)__PA ,
            input => Net_370 ,
            pad => P1_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_19(0)__PA ,
            input => Net_361 ,
            pad => P1_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_20(0)__PA ,
            input => Net_369 ,
            pad => P1_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_32(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_32(0)__PA ,
            pad => P1_32(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_31(0)__PA ,
            input => Net_619 ,
            annotation => Net_784 ,
            pad => P1_31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_30(0)__PA ,
            pad => P1_30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_29(0)__PA ,
            input => Net_189 ,
            annotation => Net_781 ,
            pad => P1_29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_28(0)__PA ,
            pad => P1_28(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_27(0)__PA ,
            pad => P1_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_26(0)__PA ,
            pad => P1_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_25(0)__PA ,
            pad => P1_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_24(0)__PA ,
            pad => P1_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_23(0)__PA ,
            pad => P1_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_22(0)__PA ,
            pad => P1_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_21(0)__PA ,
            pad => P1_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_34(0)__PA ,
            input => Net_683 ,
            annotation => Net_786 ,
            pad => P1_34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_141_5
            + Net_139_4 * !Net_141_4
            + Net_139_3 * !Net_141_3
            + Net_139_2 * !Net_141_2
            + !Net_139_1 * Net_141_1
            + Net_139_1 * !Net_141_1
            + !Net_139_0 * Net_141_0
            + Net_139_0 * !Net_141_0
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_357, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_357 (fanout=1)

    MacroCell: Name=Net_358, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_358 (fanout=1)

    MacroCell: Name=Net_359, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_359 (fanout=1)

    MacroCell: Name=Net_360, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_360 (fanout=1)

    MacroCell: Name=Net_361, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_361 (fanout=1)

    MacroCell: Name=Net_362, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_362 (fanout=1)

    MacroCell: Name=Net_363, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_363 (fanout=1)

    MacroCell: Name=Net_364, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_364 (fanout=1)

    MacroCell: Name=Net_365, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_365 (fanout=1)

    MacroCell: Name=Net_366, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_366 (fanout=1)

    MacroCell: Name=Net_367, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_367 (fanout=1)

    MacroCell: Name=Net_368, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_368 (fanout=1)

    MacroCell: Name=Net_369, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_369 (fanout=1)

    MacroCell: Name=Net_370, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_370 (fanout=1)

    MacroCell: Name=Net_371, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_371 (fanout=1)

    MacroCell: Name=Net_108, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_108 (fanout=1)

    MacroCell: Name=Net_575, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_640
            + !Net_139_7 * !Net_139_6 * !Net_192_7 * !Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_192_7 * Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_192_7 * !Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_192_7 * Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
        );
        Output = Net_575 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_619_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_619 * Net_139_7 * !Net_230_7
            + !Net_619 * Net_139_6 * !Net_230_6
            + !Net_619 * !\MODULE_6:g1:a0:gx:u0:eq_5\
            + Net_640
            + !Net_139_7 * !Net_139_6 * !Net_233_7 * !Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_233_7 * Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_233_7 * !Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_233_7 * Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_619_split (fanout=1)

    MacroCell: Name=Net_189_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_189 * Net_139_7 * !Net_141_7
            + !Net_189 * Net_139_6 * !Net_141_6
            + !Net_189 * !\MODULE_3:g1:a0:gx:u0:eq_5\
            + Net_640
            + !Net_139_7 * !Net_139_6 * !Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
        );
        Output = Net_189_split (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_233_5
            + Net_139_4 * !Net_233_4
            + Net_139_3 * !Net_233_3
            + Net_139_2 * !Net_233_2
            + !Net_139_1 * Net_233_1
            + Net_139_1 * !Net_233_1
            + !Net_139_0 * Net_233_0
            + Net_139_0 * !Net_233_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_230_5
            + Net_139_4 * !Net_230_4
            + Net_139_3 * !Net_230_3
            + Net_139_2 * !Net_230_2
            + !Net_139_1 * Net_230_1
            + Net_139_1 * !Net_230_1
            + !Net_139_0 * Net_230_0
            + Net_139_0 * !Net_230_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_192_5
            + Net_139_4 * !Net_192_4
            + Net_139_3 * !Net_192_3
            + Net_139_2 * !Net_192_2
            + !Net_139_1 * Net_192_1
            + Net_139_1 * !Net_192_1
            + !Net_139_0 * Net_192_0
            + Net_139_0 * !Net_192_0
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_141_5
            + !Net_139_4 * Net_141_4
            + !Net_139_3 * Net_141_3
            + !Net_139_2 * Net_141_2
            + \MODULE_3:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_160_5
            + !Net_139_4 * Net_160_4
            + !Net_139_3 * Net_160_3
            + !Net_139_2 * Net_160_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_192_5
            + !Net_139_4 * Net_192_4
            + !Net_139_3 * Net_192_3
            + !Net_139_2 * Net_192_2
            + \MODULE_5:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_230_5
            + !Net_139_4 * Net_230_4
            + !Net_139_3 * Net_230_3
            + !Net_139_2 * Net_230_2
            + \MODULE_6:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_233_5
            + !Net_139_4 * Net_233_4
            + !Net_139_3 * Net_233_3
            + !Net_139_2 * Net_233_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_160_5
            + Net_139_4 * !Net_160_4
            + Net_139_3 * !Net_160_3
            + Net_139_2 * !Net_160_2
            + !Net_139_1 * Net_160_1
            + Net_139_1 * !Net_160_1
            + !Net_139_0 * Net_160_0
            + Net_139_0 * !Net_160_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=Net_764_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_764_3 (fanout=16)

    MacroCell: Name=Net_764_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_1 * Net_764_0
        );
        Output = Net_764_2 (fanout=17)

    MacroCell: Name=Net_764_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_0
        );
        Output = Net_764_1 (fanout=18)

    MacroCell: Name=Net_764_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_764_0 (fanout=19)

    MacroCell: Name=Net_139_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_6 * Net_139_5 * Net_139_4 * Net_139_3 * 
              Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_7
        );
        Output = Net_139_7 (fanout=6)

    MacroCell: Name=Net_139_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_5 * Net_139_4 * Net_139_3 * Net_139_2 * 
              Net_139_1 * Net_139_0
            + Net_575 * Net_139_6
        );
        Output = Net_139_6 (fanout=7)

    MacroCell: Name=Net_139_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_4 * Net_139_3 * Net_139_2 * Net_139_1 * 
              Net_139_0
            + Net_575 * Net_139_5
        );
        Output = Net_139_5 (fanout=13)

    MacroCell: Name=Net_139_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_3 * Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_4
        );
        Output = Net_139_4 (fanout=14)

    MacroCell: Name=Net_139_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_3
        );
        Output = Net_139_3 (fanout=15)

    MacroCell: Name=Net_139_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_2
        );
        Output = Net_139_2 (fanout=16)

    MacroCell: Name=Net_139_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * !Net_139_1 * Net_139_0
            + !Net_575 * Net_139_1 * !Net_139_0
        );
        Output = Net_139_1 (fanout=12)

    MacroCell: Name=Net_139_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_575 * !Net_139_0
        );
        Output = Net_139_0 (fanout=13)

    MacroCell: Name=Net_189, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_189 * !Net_139_7 * Net_141_7
            + !Net_189 * !Net_139_6 * Net_141_6
            + Net_189_split
        );
        Output = Net_189 (fanout=4)

    MacroCell: Name=Net_619, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_619 * !Net_139_7 * Net_230_7
            + !Net_619 * !Net_139_6 * Net_230_6
            + Net_619_split
        );
        Output = Net_619 (fanout=4)

    MacroCell: Name=Net_789, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_796
        );
        Output = Net_789 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_2 => Net_789 ,
            status_1 => Net_619 ,
            status_0 => Net_189 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StartPWMA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_141_7 ,
            control_6 => Net_141_6 ,
            control_5 => Net_141_5 ,
            control_4 => Net_141_4 ,
            control_3 => Net_141_3 ,
            control_2 => Net_141_2 ,
            control_1 => Net_141_1 ,
            control_0 => Net_141_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EndPWMA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_160_7 ,
            control_6 => Net_160_6 ,
            control_5 => Net_160_5 ,
            control_4 => Net_160_4 ,
            control_3 => Net_160_3 ,
            control_2 => Net_160_2 ,
            control_1 => Net_160_1 ,
            control_0 => Net_160_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StartPWMB:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_230_7 ,
            control_6 => Net_230_6 ,
            control_5 => Net_230_5 ,
            control_4 => Net_230_4 ,
            control_3 => Net_230_3 ,
            control_2 => Net_230_2 ,
            control_1 => Net_230_1 ,
            control_0 => Net_230_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Freq:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_192_7 ,
            control_6 => Net_192_6 ,
            control_5 => Net_192_5 ,
            control_4 => Net_192_4 ,
            control_3 => Net_192_3 ,
            control_2 => Net_192_2 ,
            control_1 => Net_192_1 ,
            control_0 => Net_192_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EndPWMB:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_233_7 ,
            control_6 => Net_233_6 ,
            control_5 => Net_233_5 ,
            control_4 => Net_233_4 ,
            control_3 => Net_233_3 ,
            control_2 => Net_233_2 ,
            control_1 => Net_233_1 ,
            control_0 => Net_233_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_683 ,
            control_0 => Net_640 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   36 :   36 :   72 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :  125 :  259 :  384 : 32.55 %
  Total P-terms               :  127 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.133ms
Tech Mapping phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)] : LED(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : P1_05(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : P1_06(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P1_07(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P1_08(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P1_09(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P1_10(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P1_11(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P1_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P1_13(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P1_14(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P1_15(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P1_16(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P1_17(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P1_18(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P1_19(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P1_20(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P1_21(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P1_22(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P1_23(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P1_24(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P1_25(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_26(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P1_27(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P1_28(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P1_29(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P1_30(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P1_31(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P1_32(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P1_33(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P1_34(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.62
                   Pterms :            6.05
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :      10.91 :       4.09
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_233_5
            + Net_139_4 * !Net_233_4
            + Net_139_3 * !Net_233_3
            + Net_139_2 * !Net_233_2
            + !Net_139_1 * Net_233_1
            + Net_139_1 * !Net_233_1
            + !Net_139_0 * Net_233_0
            + Net_139_0 * !Net_233_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_233_5
            + !Net_139_4 * Net_233_4
            + !Net_139_3 * Net_233_3
            + !Net_139_2 * Net_233_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_139_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * !Net_139_1 * Net_139_0
            + !Net_575 * Net_139_1 * !Net_139_0
        );
        Output = Net_139_1 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_139_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_575 * !Net_139_0
        );
        Output = Net_139_0 (fanout=13)
        Properties               : 
        {
        }
}

controlcell: Name =\EndPWMB:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_233_7 ,
        control_6 => Net_233_6 ,
        control_5 => Net_233_5 ,
        control_4 => Net_233_4 ,
        control_3 => Net_233_3 ,
        control_2 => Net_233_2 ,
        control_1 => Net_233_1 ,
        control_0 => Net_233_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_619 * Net_139_7 * !Net_230_7
            + !Net_619 * Net_139_6 * !Net_230_6
            + !Net_619 * !\MODULE_6:g1:a0:gx:u0:eq_5\
            + Net_640
            + !Net_139_7 * !Net_139_6 * !Net_233_7 * !Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_233_7 * Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_233_7 * !Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_233_7 * Net_233_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_619_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_619, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_619 * !Net_139_7 * Net_230_7
            + !Net_619 * !Net_139_6 * Net_230_6
            + Net_619_split
        );
        Output = Net_619 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_189, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_189 * !Net_139_7 * Net_141_7
            + !Net_189 * !Net_139_6 * Net_141_6
            + Net_189_split
        );
        Output = Net_189 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_189_split, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_189 * Net_139_7 * !Net_141_7
            + !Net_189 * Net_139_6 * !Net_141_6
            + !Net_189 * !\MODULE_3:g1:a0:gx:u0:eq_5\
            + Net_640
            + !Net_139_7 * !Net_139_6 * !Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
        );
        Output = Net_189_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_364, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_364 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_764_3, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_764_3 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_362, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_362 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_230_5
            + Net_139_4 * !Net_230_4
            + Net_139_3 * !Net_230_3
            + Net_139_2 * !Net_230_2
            + !Net_139_1 * Net_230_1
            + Net_139_1 * !Net_230_1
            + !Net_139_0 * Net_230_0
            + Net_139_0 * !Net_230_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_230_5
            + !Net_139_4 * Net_230_4
            + !Net_139_3 * Net_230_3
            + !Net_139_2 * Net_230_2
            + \MODULE_6:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\StartPWMB:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_230_7 ,
        control_6 => Net_230_6 ,
        control_5 => Net_230_5 ,
        control_4 => Net_230_4 ,
        control_3 => Net_230_3 ,
        control_2 => Net_230_2 ,
        control_1 => Net_230_1 ,
        control_0 => Net_230_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_141_5
            + !Net_139_4 * Net_141_4
            + !Net_139_3 * Net_141_3
            + !Net_139_2 * Net_141_2
            + \MODULE_3:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_764_1, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_0
        );
        Output = Net_764_1 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_141_5
            + Net_139_4 * !Net_141_4
            + Net_139_3 * !Net_141_3
            + Net_139_2 * !Net_141_2
            + !Net_139_1 * Net_141_1
            + Net_139_1 * !Net_141_1
            + !Net_139_0 * Net_141_0
            + Net_139_0 * !Net_141_0
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_764_0, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_764_0 (fanout=19)
        Properties               : 
        {
        }
}

controlcell: Name =\StartPWMA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_141_7 ,
        control_6 => Net_141_6 ,
        control_5 => Net_141_5 ,
        control_4 => Net_141_4 ,
        control_3 => Net_141_3 ,
        control_2 => Net_141_2 ,
        control_1 => Net_141_1 ,
        control_0 => Net_141_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_139_7, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_6 * Net_139_5 * Net_139_4 * Net_139_3 * 
              Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_7
        );
        Output = Net_139_7 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_139_6, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_5 * Net_139_4 * Net_139_3 * Net_139_2 * 
              Net_139_1 * Net_139_0
            + Net_575 * Net_139_6
        );
        Output = Net_139_6 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_139_5, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_4 * Net_139_3 * Net_139_2 * Net_139_1 * 
              Net_139_0
            + Net_575 * Net_139_5
        );
        Output = Net_139_5 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_139_3, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_3
        );
        Output = Net_139_3 (fanout=15)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_575, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_640
            + !Net_139_7 * !Net_139_6 * !Net_192_7 * !Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_192_7 * Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_192_7 * !Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_192_7 * Net_192_6 * 
              \MODULE_5:g1:a0:gx:u0:eq_5\
        );
        Output = Net_575 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_683 ,
        control_0 => Net_640 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_192_5
            + Net_139_4 * !Net_192_4
            + Net_139_3 * !Net_192_3
            + Net_139_2 * !Net_192_2
            + !Net_139_1 * Net_192_1
            + Net_139_1 * !Net_192_1
            + !Net_139_0 * Net_192_0
            + Net_139_0 * !Net_192_0
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_192_5
            + !Net_139_4 * Net_192_4
            + !Net_139_3 * Net_192_3
            + !Net_139_2 * Net_192_2
            + \MODULE_5:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_139_4, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_3 * Net_139_2 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_4
        );
        Output = Net_139_4 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Freq:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_192_7 ,
        control_6 => Net_192_6 ,
        control_5 => Net_192_5 ,
        control_4 => Net_192_4 ,
        control_3 => Net_192_3 ,
        control_2 => Net_192_2 ,
        control_1 => Net_192_1 ,
        control_0 => Net_192_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_160_5
            + Net_139_4 * !Net_160_4
            + Net_139_3 * !Net_160_3
            + Net_139_2 * !Net_160_2
            + !Net_139_1 * Net_160_1
            + Net_139_1 * !Net_160_1
            + !Net_139_0 * Net_160_0
            + Net_139_0 * !Net_160_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_160_5
            + !Net_139_4 * Net_160_4
            + !Net_139_3 * Net_160_3
            + !Net_139_2 * Net_160_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_139_2, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_575 * Net_139_1 * Net_139_0
            + Net_575 * Net_139_2
        );
        Output = Net_139_2 (fanout=16)
        Properties               : 
        {
        }
}

controlcell: Name =\EndPWMA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_160_7 ,
        control_6 => Net_160_6 ,
        control_5 => Net_160_5 ,
        control_4 => Net_160_4 ,
        control_3 => Net_160_3 ,
        control_2 => Net_160_2 ,
        control_1 => Net_160_1 ,
        control_0 => Net_160_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_357, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_357 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_789, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_796
        );
        Output = Net_789 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_368, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_368 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_363, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_363 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_371, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_371 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_108, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_108 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_370, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_370 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_365, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_365 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_2 => Net_789 ,
        status_1 => Net_619 ,
        status_0 => Net_189 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_367, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_367 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_366, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * !Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_366 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_361, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_361 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_360, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * Net_764_1 * Net_764_0
        );
        Output = Net_360 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_369, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_3 * Net_764_2 * !Net_764_1 * !Net_764_0
        );
        Output = Net_369 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_764_2, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_764_1 * Net_764_0
        );
        Output = Net_764_2 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_358, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * !Net_764_1 * Net_764_0
        );
        Output = Net_358 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_359, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_764_3 * !Net_764_2 * Net_764_1 * !Net_764_0
        );
        Output = Net_359 (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_18(0)__PA ,
        input => Net_370 ,
        pad => P1_18(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_17(0)__PA ,
        input => Net_362 ,
        pad => P1_17(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_16(0)__PA ,
        input => Net_371 ,
        pad => P1_16(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_15(0)__PA ,
        input => Net_363 ,
        pad => P1_15(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_14(0)__PA ,
        input => Net_108 ,
        pad => P1_14(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_13(0)__PA ,
        input => Net_364 ,
        pad => P1_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_12(0)__PA ,
        input => Net_365 ,
        pad => P1_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_11(0)__PA ,
        input => Net_357 ,
        pad => P1_11(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_34(0)__PA ,
        input => Net_683 ,
        annotation => Net_786 ,
        pad => P1_34(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_33(0)__PA ,
        fb => Net_796 ,
        annotation => Net_767 ,
        pad => P1_33(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_32(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_32(0)__PA ,
        pad => P1_32(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_31(0)__PA ,
        input => Net_619 ,
        annotation => Net_784 ,
        pad => P1_31(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_30(0)__PA ,
        pad => P1_30(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_29(0)__PA ,
        input => Net_189 ,
        annotation => Net_781 ,
        pad => P1_29(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_28(0)__PA ,
        pad => P1_28(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_27(0)__PA ,
        pad => P1_27(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_20(0)__PA ,
        input => Net_369 ,
        pad => P1_20(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_19(0)__PA ,
        input => Net_361 ,
        pad => P1_19(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_10(0)__PA ,
        input => Net_366 ,
        pad => P1_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_09(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_09(0)__PA ,
        input => Net_358 ,
        pad => P1_09(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_08(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_08(0)__PA ,
        input => Net_367 ,
        pad => P1_08(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_07(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_07(0)__PA ,
        input => Net_359 ,
        pad => P1_07(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_06(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_06(0)__PA ,
        input => Net_368 ,
        pad => P1_06(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_05(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_05(0)__PA ,
        input => Net_360 ,
        pad => P1_05(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_26(0)__PA ,
        pad => P1_26(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_25(0)__PA ,
        pad => P1_25(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_22(0)__PA ,
        pad => P1_22(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_21(0)__PA ,
        pad => P1_21(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = P1_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_24(0)__PA ,
        pad => P1_24(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_23(0)__PA ,
        pad => P1_23(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_185 ,
            dclk_0 => Net_185_local ,
            dclk_glb_1 => Net_138 ,
            dclk_1 => Net_138_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | P1_18(0) | In(Net_370)
     |   1 |     * |      NONE |         CMOS_OUT | P1_17(0) | In(Net_362)
     |   2 |     * |      NONE |         CMOS_OUT | P1_16(0) | In(Net_371)
     |   3 |     * |      NONE |         CMOS_OUT | P1_15(0) | In(Net_363)
     |   4 |     * |      NONE |         CMOS_OUT | P1_14(0) | In(Net_108)
     |   5 |     * |      NONE |         CMOS_OUT | P1_13(0) | In(Net_364)
     |   6 |     * |      NONE |         CMOS_OUT | P1_12(0) | In(Net_365)
     |   7 |     * |      NONE |         CMOS_OUT | P1_11(0) | In(Net_357)
-----+-----+-------+-----------+------------------+----------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT | P1_34(0) | In(Net_683)
     |   1 |     * |      NONE |      RES_PULL_UP | P1_33(0) | FB(Net_796)
     |   2 |     * |      NONE |         CMOS_OUT | P1_32(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | P1_31(0) | In(Net_619)
     |   4 |     * |      NONE |         CMOS_OUT | P1_30(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | P1_29(0) | In(Net_189)
     |   6 |     * |      NONE |         CMOS_OUT | P1_28(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | P1_27(0) | 
-----+-----+-------+-----------+------------------+----------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT | P1_20(0) | In(Net_369)
     |   1 |     * |      NONE |         CMOS_OUT | P1_19(0) | In(Net_361)
     |   2 |     * |      NONE |         CMOS_OUT | P1_10(0) | In(Net_366)
     |   3 |     * |      NONE |         CMOS_OUT | P1_09(0) | In(Net_358)
     |   4 |     * |      NONE |         CMOS_OUT | P1_08(0) | In(Net_367)
     |   5 |     * |      NONE |         CMOS_OUT | P1_07(0) | In(Net_359)
     |   6 |     * |      NONE |         CMOS_OUT | P1_06(0) | In(Net_368)
     |   7 |     * |      NONE |         CMOS_OUT | P1_05(0) | In(Net_360)
-----+-----+-------+-----------+------------------+----------+------------
   5 |   4 |     * |      NONE |         CMOS_OUT |   LED(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+----------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT | P1_26(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | P1_25(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | P1_22(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | P1_21(0) | 
-----+-----+-------+-----------+------------------+----------+------------
  15 |   2 |     * |      NONE |         CMOS_OUT | P1_24(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | P1_23(0) | 
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 4s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.998ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.568ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ODAS-PSOC5-02_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.466ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.735ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.736ms
API generation phase: Elapsed time ==> 4s.147ms
Dependency generation phase: Elapsed time ==> 0s.063ms
Cleanup phase: Elapsed time ==> 0s.003ms
