<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv2D</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv2D</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21</Best-caseLatency>
<Average-caseLatency>2081</Average-caseLatency>
<Worst-caseLatency>25761</Worst-caseLatency>
<PipelineInitiationInterval>22 ~ 25762</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Output_Row>
<Name>Output_Row</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>20 ~ 25760</Latency>
<IterationLatency>
<range>
<min>20</min>
<max>2576</max>
</range>
</IterationLatency>
<PipelineDepth>20 ~ 2576</PipelineDepth>
<Initialize_Buffer_Outer_Loop_Initialize_Buffer_Inner_Loop>
<Name>Initialize_Buffer_Outer_Loop_Initialize_Buffer_Inner_Loop</Name>
<TripCount>
<range>
<min>1</min>
<max>100</max>
</range>
</TripCount>
<Latency>3 ~ 102</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</Initialize_Buffer_Outer_Loop_Initialize_Buffer_Inner_Loop>
<Output_Col>
<Name>Output_Col</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>13 ~ 2470</Latency>
<IterationLatency>
<range>
<min>13</min>
<max>247</max>
</range>
</IterationLatency>
<PipelineDepth>13 ~ 247</PipelineDepth>
<Cal_Outer_Loop_Cal_Inner_Loop>
<Name>Cal_Outer_Loop_Cal_Inner_Loop</Name>
<TripCount>
<range>
<min>1</min>
<max>100</max>
</range>
</TripCount>
<Latency>4 ~ 103</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Cal_Outer_Loop_Cal_Inner_Loop>
<Update_Buffer_Outer_Loop>
<Name>Update_Buffer_Outer_Loop</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>5 ~ 140</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>14</max>
</range>
</IterationLatency>
<PipelineDepth>5 ~ 14</PipelineDepth>
<Update_Buffer_Inner_Loop>
<Name>Update_Buffer_Inner_Loop</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>1 ~ 10</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Update_Buffer_Inner_Loop>
</Update_Buffer_Outer_Loop>
</Output_Col>
</Output_Row>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP48E>12</DSP48E>
<FF>6086</FF>
<LUT>4215</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_data_address0</name>
<Object>in_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_data_ce0</name>
<Object>in_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_data_q0</name>
<Object>in_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_address0</name>
<Object>out_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_ce0</name>
<Object>out_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_we0</name>
<Object>out_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_d0</name>
<Object>out_data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>row_in</name>
<Object>row_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>col_in</name>
<Object>col_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_address0</name>
<Object>kernel</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_ce0</name>
<Object>kernel</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_q0</name>
<Object>kernel</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_size_row</name>
<Object>kernel_size_row</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_size_col</name>
<Object>kernel_size_col</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
