Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: PlasmaAtlysDDR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PlasmaAtlysDDR.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PlasmaAtlysDDR"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : PlasmaAtlysDDR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../XilinxCoregen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\XilinxCoregen\fifo64x8.vhd" into library work
Parsing entity <fifo64x8>.
Parsing architecture <fifo64x8_a> of entity <fifo64x8>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\XilinxCoregen\fallThroughFifo64x8.vhd" into library work
Parsing entity <fallThroughFifo64x8>.
Parsing architecture <fallThroughFifo64x8_a> of entity <fallthroughfifo64x8>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\mlite_pack.vhd" into library work
Parsing package <mlite_pack>.
Parsing package body <mlite_pack>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\XilinxCoregen\fifo2048x8.vhd" into library work
Parsing entity <fifo2048x8>.
Parsing architecture <fifo2048x8_a> of entity <fifo2048x8>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\shifter.vhd" into library work
Parsing entity <shifter>.
Parsing architecture <logic> of entity <shifter>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\reg_bank.vhd" into library work
Parsing entity <reg_bank>.
Parsing architecture <ram_block> of entity <reg_bank>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\pipeline.vhd" into library work
Parsing entity <pipeline>.
Parsing architecture <logic> of entity <pipeline>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\pc_next.vhd" into library work
Parsing entity <pc_next>.
Parsing architecture <logic> of entity <pc_next>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\mult.vhd" into library work
Parsing entity <mult>.
Parsing architecture <logic> of entity <mult>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\mem_ctrl.vhd" into library work
Parsing entity <mem_ctrl>.
Parsing architecture <logic> of entity <mem_ctrl>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <logic> of entity <control>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\bus_mux.vhd" into library work
Parsing entity <bus_mux>.
Parsing architecture <logic> of entity <bus_mux>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <logic> of entity <alu>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\txt_util.vhd" into library work
Parsing package <txt_util>.
Parsing package body <txt_util>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\fifo64x8N.vhd" into library work
Parsing entity <fifo64x8N>.
Parsing architecture <logic> of entity <fifo64x8n>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\dualRamMx8N.vhd" into library work
Parsing entity <dualRamMx8N>.
Parsing architecture <logic> of entity <dualrammx8n>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\BidirPort.vhd" into library work
Parsing entity <OutputPort>.
Parsing architecture <logic> of entity <outputport>.
Parsing entity <InputPort>.
Parsing architecture <logic> of entity <inputport>.
Parsing entity <BidirPort>.
Parsing architecture <logic> of entity <bidirport>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\mlite_cpu.vhd" into library work
Parsing entity <mlite_cpu>.
Parsing architecture <logic> of entity <mlite_cpu>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\uartCore.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\GeneralPurposeFunctions.vhd" into library work
Parsing package <GeneralPurposeFunctions>.
Parsing package body <GeneralPurposeFunctions>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\BiDirFifoBuffer.vhd" into library work
Parsing entity <BidirFifoBuffer>.
Parsing architecture <logic> of entity <bidirfifobuffer>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\cache_table.vhd" into library work
Parsing entity <cache_table>.
Parsing architecture <logic> of entity <cache_table>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\atlys_ddr2_sim_model.vhd" into library work
Parsing entity <atlys_ddr2_sim_model>.
Parsing architecture <model> of entity <atlys_ddr2_sim_model>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\atlys_ddr2.vhd" into library work
Parsing entity <atlys_ddr2>.
Parsing architecture <arc> of entity <atlys_ddr2>.
Parsing VHDL file "C:\work_unsync\Plasma\C\PlasmaBootLoader\ram_PlasmaBootLoader.vhd" into library work
Parsing entity <ram_PlasmaBootLoader>.
Parsing architecture <logic> of entity <ram_plasmabootloader>.
Parsing VHDL file "C:\work_unsync\Plasma\C\Example\ram_Example.vhd" into library work
Parsing entity <ram_Program>.
Parsing architecture <logic> of entity <ram_program>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\XilinxCoregen\systemPLL.vhd" into library work
Parsing entity <systemPLL>.
Parsing architecture <xilinx> of entity <systempll>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\TopLevels\plasmaPeriphRegisters.vhd" into library work
Parsing package <plasmaPeriphRegisters>.
Parsing package body <plasmaPeriphRegisters>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\PlasmaCore\PlasmaCore.vhd" into library work
Parsing entity <PlasmaCore>.
Parsing architecture <logic> of entity <plasmacore>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\uartTopLevel.vhd" into library work
Parsing entity <uartTopLevel>.
Parsing architecture <logic> of entity <uarttoplevel>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\General\Random.vhd" into library work
Parsing entity <Random>.
Parsing architecture <logic> of entity <random>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\ddr2_cache.vhd" into library work
Parsing entity <ddr2_cache>.
Parsing architecture <logic> of entity <ddr2_cache>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\AtlysDDR\ddr2_1Gb_wrapper.vhd" into library work
Parsing entity <ddr2_1Gb_wrapper>.
Parsing architecture <Behavioral> of entity <ddr2_1gb_wrapper>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\TopLevels\PlasmaTop.vhd" into library work
Parsing entity <PlasmaTop>.
Parsing architecture <logic> of entity <plasmatop>.
Parsing VHDL file "C:\work_unsync\Plasma\vhdl\TopLevels\PlasmaAtlysDDR.vhd" into library work
Parsing entity <PlasmaAtlysDDR>.
Parsing architecture <logic> of entity <plasmaatlysddr>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PlasmaAtlysDDR> (architecture <logic>) with generics from library <work>.

Elaborating entity <PlasmaTop> (architecture <logic>) with generics from library <work>.

Elaborating entity <fifo2048x8> (architecture <fifo2048x8_a>) from library <work>.

Elaborating entity <PlasmaCore> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\PlasmaCore\PlasmaCore.vhd" Line 107: Assignment to ex_ram_en2 ignored, since the identifier is never used

Elaborating entity <mlite_cpu> (architecture <logic>) with generics from library <work>.

Elaborating entity <pc_next> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "C:\work_unsync\Plasma\vhdl\PlasmaCore\pc_next.vhd" Line 51. Case statement is complete. others clause is never selected

Elaborating entity <mem_ctrl> (architecture <logic>) from library <work>.

Elaborating entity <control> (architecture <logic>) from library <work>.

Elaborating entity <reg_bank> (architecture <ram_block>) with generics from library <work>.

Elaborating entity <bus_mux> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "C:\work_unsync\Plasma\vhdl\PlasmaCore\bus_mux.vhd" Line 83. Case statement is complete. others clause is never selected

Elaborating entity <alu> (architecture <logic>) with generics from library <work>.

Elaborating entity <shifter> (architecture <logic>) with generics from library <work>.

Elaborating entity <mult> (architecture <logic>) with generics from library <work>.

Elaborating entity <ram_PlasmaBootLoader> (architecture <logic>) with generics from library <work>.

Elaborating entity <dualRamMx8N> (architecture <logic>) with generics from library <work>.

Elaborating entity <ddr2_1Gb_wrapper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <atlys_ddr2> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2445: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2446: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2447: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2448: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2449: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2450: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2456: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2457: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2458: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2459: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2460: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2861: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2862: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2863: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2864: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2865: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2866: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2867: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2868: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2903: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2906: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2907: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2908: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2909: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2910: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2946: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2947: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2948: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2949: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2950: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2951: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2952: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2988: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2989: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2990: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2991: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2992: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2994: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 2995: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3029: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3030: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3031: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3032: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3033: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3034: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3035: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3036: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3072: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3073: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3074: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3076: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3077: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3078: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3079: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3112: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3113: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3114: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3115: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3116: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3117: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3118: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3156: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3157: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3158: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3159: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3160: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3161: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3162: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3163: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 534: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 536: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 598: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 870: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 927: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration.vhd" Line 971: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <ddr2_cache> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\AtlysDDR\ddr2_cache.vhd" Line 168: Assignment to ddr_wbe2 ignored, since the identifier is never used

Elaborating entity <dualRamMx8N> (architecture <logic>) with generics from library <work>.

Elaborating entity <cache_table> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\TopLevels\PlasmaTop.vhd" Line 485: Assignment to periph_din_debug ignored, since the identifier is never used

Elaborating entity <uartTopLevel> (architecture <logic>) with generics from library <work>.

Elaborating entity <BidirFifoBuffer> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\General\uartTopLevel.vhd" Line 151: Assignment to int_enable ignored, since the identifier is never used

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.

Elaborating entity <InputPort> (architecture <logic>) with generics from library <work>.

Elaborating entity <OutputPort> (architecture <logic>) with generics from library <work>.

Elaborating entity <BidirPort> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\work_unsync\Plasma\vhdl\General\BidirPort.vhd" Line 185: Assignment to db1 ignored, since the identifier is never used

Elaborating entity <InputPort> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\work_unsync\Plasma\vhdl\General\BidirPort.vhd" Line 108: Range is empty (null range)

Elaborating entity <OutputPort> (architecture <logic>) with generics from library <work>.

Elaborating entity <InputPort> (architecture <logic>) with generics from library <work>.

Elaborating entity <InputPort> (architecture <logic>) with generics from library <work>.

Elaborating entity <Random> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\work_unsync\Plasma\vhdl\TopLevels\PlasmaTop.vhd" Line 147: Net <bypassRxWeToggle_sim> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PlasmaAtlysDDR>.
    Related source file is "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd".
        uartLogFile = "UNUSED"
        simulateRam = '0'
        simulateProgram = '0'
WARNING:Xst:647 - Input <Uart_bypassRx<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FifoDin<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExBusDin<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Uart_bypassRxWeToggle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FifoWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FifoRe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FifoClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <Uart_bypassTx> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <FifoDout> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <ExBusDout> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <ExBusAddr> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <sysClk> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <reset_n> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <Uart_bypassTxDvToggle> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <FifoFull> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <FifoEmpty> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <ExBusRe> of the instance <MCU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmaatlysddr.vhd" line 85: Output port <ExBusWe> of the instance <MCU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PlasmaAtlysDDR> synthesized.

Synthesizing Unit <PlasmaTop>.
    Related source file is "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd".
        uartLogFile = "UNUSED"
        simulateRam = '0'
        simulateProgram = '0'
        AtlysDDR = '1'
    Set property "KEEP = TRUE" for signal <clk_50>.
    Set property "KEEP = TRUE" for signal <clk_mem>.
WARNING:Xst:647 - Input <ExBusDin<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Uart_bypassRxWeToggle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 243: Output port <line_number> of the instance <u1_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_0_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_0_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_1_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_data> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_2_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_data> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_count> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <clk_mem> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <calib_done> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_0_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_0_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_0_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_0_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_0_underrun> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_0_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_0_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_0_overflow> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_0_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_1_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_1_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_1_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_1_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_1_underrun> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_1_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_overflow> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_1_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_2_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <cmd_2_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_2_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_2_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_2_underrun> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <wr_2_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_full> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_empty> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_overflow> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 324: Output port <rd_2_error> of the instance <DDR_RAM.u2_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 373: Output port <debug> of the instance <DDR_RAM.u3_memCache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 620: Output port <irq> of the instance <u4_uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 667: Output port <pulse_i> of the instance <u7_switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/toplevels/plasmatop.vhd" line 677: Output port <pulse_i> of the instance <u8_buttons> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'bypassRxWeToggle_sim', unconnected in block 'PlasmaTop', is tied to its initial value (0).
    Found 32-bit register for signal <irq_mask>.
    Found 32-bit register for signal <counter1_tc>.
    Found 1-bit register for signal <Flash_cs>.
    Found 1-bit register for signal <fifoClear_i>.
    Found 4-bit register for signal <Flash_tris>.
    Found 32-bit register for signal <periph_address>.
    Found 32-bit register for signal <irq_status>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <counter1_ps>.
    Found 32-bit register for signal <counter1_psc>.
    Found 4-bit register for signal <Flash_dq_out>.
    Found 4-bit register for signal <Flash_dq_in>.
    Found 1-bit register for signal <buttons_reg2<0>>.
    Found 1-bit register for signal <Flash_sclk>.
    Found 32-bit register for signal <intr_vector>.
    Found 32-bit adder for signal <counter1[31]_GND_7_o_add_110_OUT> created at line 598.
    Found 32-bit adder for signal <counter1_psc[31]_GND_7_o_add_112_OUT> created at line 601.
    Found 32-bit 4-to-1 multiplexer for signal <_n0445> created at line 604.
    Found 1-bit tristate buffer for signal <FlashMemDq<0>> created at line 60
    Found 1-bit tristate buffer for signal <FlashMemDq<1>> created at line 60
    Found 1-bit tristate buffer for signal <FlashMemDq<2>> created at line 60
    Found 1-bit tristate buffer for signal <FlashMemDq<3>> created at line 60
    Found 32-bit comparator equal for signal <periph_address[31]_counter1_tc[31]_equal_26_o> created at line 447
    Found 32-bit comparator equal for signal <counter1_psc[31]_counter1_ps[31]_equal_68_o> created at line 527
    Found 32-bit comparator equal for signal <counter1[31]_counter1_tc[31]_equal_69_o> created at line 527
    Found 32-bit comparator greater for signal <periph_irq> created at line 545
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal clk_50 may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 272 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  49 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <PlasmaTop> synthesized.

Synthesizing Unit <PlasmaCore>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/plasmacore.vhd".
        memory_type = "XILINX_16X"
        SIMULATION = '0'
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/plasmacore/plasmacore.vhd" line 156: Output port <mem_re> of the instance <u1_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/plasmacore/plasmacore.vhd" line 214: Output port <doutb> of the instance <u3_ram> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <mem_wbe_reg>.
    Found 32-bit register for signal <ex_ram_addr>.
    Found 1-bit register for signal <ex_ram_en1>.
    Found 1-bit register for signal <mem_pause_int>.
    Found 30-bit register for signal <mem_address_reg>.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <PlasmaCore> synthesized.

Synthesizing Unit <mlite_cpu>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/mlite_cpu.vhd".
        memory_type = "XILINX_16X"
        mult_type = "DEFAULT"
        shifter_type = "DEFAULT"
        alu_type = "DEFAULT"
        pipeline_stages = 3
    Found 4-bit register for signal <reset_reg>.
    Found 1-bit register for signal <intr_signal>.
    Found 4-bit adder for signal <reset_reg[3]_GND_11_o_add_7_OUT> created at line 169.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <mlite_cpu> synthesized.

Synthesizing Unit <pc_next>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/pc_next.vhd".
    Found 30-bit register for signal <pc_reg>.
    Found 30-bit 3-to-1 multiplexer for signal <pc_source[1]_pc_reg[31]_wide_mux_1_OUT> created at line 40.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pc_next> synthesized.

Synthesizing Unit <mem_ctrl>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/mem_ctrl.vhd".
    Found 32-bit register for signal <opcode_reg>.
    Found 32-bit register for signal <next_opcode_reg>.
    Found 1-bit register for signal <mem_state_reg>.
    Found 16x1-bit Read Only RAM for signal <mem_proc.mem_re_var>
    Found 32-bit 4-to-1 multiplexer for signal <n0072> created at line 92.
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
Unit <mem_ctrl> synthesized.

Synthesizing Unit <control>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/control.vhd".
WARNING:Xst:647 - Input <opcode<22:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x20-bit Read Only RAM for signal <_n0386>
    Summary:
	inferred   1 RAM(s).
	inferred  48 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <reg_bank>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/reg_bank.vhd".
        memory_type = "XILINX_16X"
    Found 1-bit register for signal <intr_enable_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <reg_bank> synthesized.

Synthesizing Unit <bus_mux>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/bus_mux.vhd".
WARNING:Xst:647 - Input <imm_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 3-to-1 multiplexer for signal <a_out> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <b_out> created at line 64.
    Found 32-bit 6-to-1 multiplexer for signal <reg_dest_out> created at line 91.
    Found 1-bit 8-to-1 multiplexer for signal <take_branch> created at line 116.
    Found 32-bit comparator equal for signal <pc_mux.is_equal> created at line 111
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <bus_mux> synthesized.

Synthesizing Unit <alu>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/alu.vhd".
        alu_type = "DEFAULT"
    Summary:
	inferred  12 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/shifter.vhd".
        shifter_type = "DEFAULT"
    Summary:
	inferred  12 Multiplexer(s).
Unit <shifter> synthesized.

Synthesizing Unit <mult>.
    Related source file is "c:/work_unsync/plasma/vhdl/plasmacore/mult.vhd".
        mult_type = "DEFAULT"
    Found 6-bit register for signal <count_reg>.
    Found 32-bit register for signal <aa_reg>.
    Found 32-bit register for signal <bb_reg>.
    Found 32-bit register for signal <upper_reg>.
    Found 32-bit register for signal <lower_reg>.
    Found 1-bit register for signal <negate_reg>.
    Found 1-bit register for signal <sign_reg>.
    Found 1-bit register for signal <sign2_reg>.
    Found 1-bit register for signal <mode_reg>.
    Found 6-bit subtractor for signal <GND_20_o_GND_20_o_sub_38_OUT<5:0>> created at line 195.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred  62 Multiplexer(s).
Unit <mult> synthesized.

Synthesizing Unit <ram_PlasmaBootLoader>.
    Related source file is "c:/work_unsync/plasma/c/plasmabootloader/ram_plasmabootloader.vhd".
        memory_type = "XILINX_16X"
WARNING:Xst:647 - Input <address<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ram_PlasmaBootLoader> synthesized.

Synthesizing Unit <dualRamMx8N_1>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/dualrammx8n.vhd".
        N = 4
        M = 13
        SIMULATION = '0'
WARNING:Xst:647 - Input <raddra<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddrb<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <addrb_i>.
    Found 13-bit register for signal <addra_i>.
    Found 8192x8-bit dual-port RAM <Mram_ram_0> for signal <ram_0>.
    Found 8192x8-bit dual-port RAM <Mram_ram_1> for signal <ram_1>.
    Found 8192x8-bit dual-port RAM <Mram_ram_2> for signal <ram_2>.
    Found 8192x8-bit dual-port RAM <Mram_ram_3> for signal <ram_3>.
    Summary:
	inferred   8 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <dualRamMx8N_1> synthesized.

Synthesizing Unit <ddr2_1Gb_wrapper>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/ddr2_1gb_wrapper.vhd".
        DO_SIMULATION = '0'
    Summary:
	no macro.
Unit <ddr2_1Gb_wrapper> synthesized.

Synthesizing Unit <atlys_ddr2>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/atlys_ddr2.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 3333
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/atlys_ddr2.vhd" line 564: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <atlys_ddr2> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 9999
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 12
        C_CLKOUT3_DIVIDE = 6
        C_CLKFBOUT_MULT = 6
        C_DIVCLK_DIVIDE = 1
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 3333
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000001000"
        C_ARB_TIME_SLOT_1 = "001000010"
        C_ARB_TIME_SLOT_2 = "000010000"
        C_ARB_TIME_SLOT_3 = "010000001"
        C_ARB_TIME_SLOT_4 = "000001000"
        C_ARB_TIME_SLOT_5 = "001000010"
        C_ARB_TIME_SLOT_6 = "000010000"
        C_ARB_TIME_SLOT_7 = "010000001"
        C_ARB_TIME_SLOT_8 = "000001000"
        C_ARB_TIME_SLOT_9 = "001000010"
        C_ARB_TIME_SLOT_10 = "000010000"
        C_ARB_TIME_SLOT_11 = "010000001"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/memc3_wrapper.vhd" line 669: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = "000111"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000001000"
        C_ARB_TIME_SLOT_1 = "000000000001000010"
        C_ARB_TIME_SLOT_2 = "000000000000010000"
        C_ARB_TIME_SLOT_3 = "000000000010000001"
        C_ARB_TIME_SLOT_4 = "000000000000001000"
        C_ARB_TIME_SLOT_5 = "000000000001000010"
        C_ARB_TIME_SLOT_6 = "000000000000010000"
        C_ARB_TIME_SLOT_7 = "000000000010000001"
        C_ARB_TIME_SLOT_8 = "000000000000001000"
        C_ARB_TIME_SLOT_9 = "000000000001000010"
        C_ARB_TIME_SLOT_10 = "000000000000010000"
        C_ARB_TIME_SLOT_11 = "000000000010000001"
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<5:5>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/mcb_soft_calibration.vhd" line 558: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/mcb_soft_calibration.vhd" line 576: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 137                                            |
    | Inputs             | 22                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_147_o_add_13_OUT> created at line 607.
    Found 10-bit adder for signal <RstCounter[9]_GND_147_o_add_18_OUT> created at line 669.
    Found 8-bit adder for signal <WaitTimer[7]_GND_147_o_add_30_OUT> created at line 895.
    Found 6-bit adder for signal <count[5]_GND_147_o_add_38_OUT> created at line 917.
    Found 6-bit adder for signal <P_Term[5]_GND_147_o_add_52_OUT> created at line 1090.
    Found 7-bit adder for signal <N_Term[6]_GND_147_o_add_83_OUT> created at line 1143.
    Found 8-bit adder for signal <counter_inc[7]_GND_147_o_add_328_OUT> created at line 1655.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_147_o_add_331_OUT> created at line 1661.
    Found 8-bit adder for signal <counter_dec[7]_GND_147_o_add_341_OUT> created at line 1680.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 414.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 416.
    Found 6-bit subtractor for signal <GND_147_o_GND_147_o_sub_70_OUT<5:0>> created at line 1095.
    Found 7-bit subtractor for signal <GND_147_o_GND_147_o_sub_177_OUT<6:0>> created at line 1153.
    Found 8-bit subtractor for signal <GND_147_o_GND_147_o_sub_345_OUT<7:0>> created at line 1686.
    Found 15-bit adder for signal <_n0866> created at line 478.
    Found 15-bit adder for signal <n0483[14:0]> created at line 478.
    Found 15-bit adder for signal <n0485> created at line 478.
    Found 15-bit adder for signal <_n0875> created at line 478.
    Found 15-bit adder for signal <n0743> created at line 478.
    Found 15-bit adder for signal <n0494> created at line 478.
    Found 15-bit adder for signal <_n0884> created at line 478.
    Found 15-bit adder for signal <n0475> created at line 478.
    Found 15-bit adder for signal <n0545> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 941.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_54_o_LessThan_18_o> created at line 667
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 905
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 906
    Found 6-bit comparator equal for signal <n0167> created at line 1161
    Found 7-bit comparator equal for signal <n0176> created at line 1193
    Found 6-bit comparator greater for signal <count[5]_PWR_54_o_LessThan_304_o> created at line 1598
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_310_o> created at line 1631
    Found 8-bit comparator greater for signal <n0256> created at line 1631
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_315_o> created at line 1635
    Found 8-bit comparator greater for signal <n0260> created at line 1635
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_330_o> created at line 1657
    Found 8-bit comparator lessequal for signal <n0274> created at line 1657
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_343_o> created at line 1682
    Found 8-bit comparator lessequal for signal <n0288> created at line 1682
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_148_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_150_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <ddr2_cache>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/ddr2_cache.vhd".
WARNING:Xst:647 - Input <addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/atlysddr/ddr2_cache.vhd" line 238: Output port <doutb> of the instance <u1_cache> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <cache_write_addr>.
    Found 8-bit register for signal <mig_rd_count>.
    Found 32-bit register for signal <mig_rd_dout>.
    Found 32-bit register for signal <cache_din>.
    Found 32-bit register for signal <hitCounter>.
    Found 32-bit register for signal <readCounter>.
    Found 6-bit register for signal <mig_cmd_bl>.
    Found 3-bit register for signal <mig_cmd_instr>.
    Found 30-bit register for signal <mig_cmd_byte_addr>.
    Found 30-bit register for signal <addr_reg<29:0>>.
    Found 4-bit register for signal <ddr_wbe>.
    Found 4-bit register for signal <prev_addr_offset>.
    Found 4-bit register for signal <mig_addr_offset>.
    Found 4-bit register for signal <cache_we>.
    Found 20-bit register for signal <addrToInsert>.
    Found 2-bit register for signal <ddr_hold<1:0>>.
    Found 1-bit register for signal <mig_read_busy>.
    Found 1-bit register for signal <mig_cmd_en>.
    Found 1-bit register for signal <ddr_re>.
    Found 1-bit register for signal <mig_read_busy_sys>.
    Found 1-bit register for signal <ddr_re_cmd>.
    Found 1-bit register for signal <ddr_re_cmd2>.
    Found 8-bit adder for signal <mig_rd_count[7]_GND_1132_o_add_6_OUT> created at line 130.
    Found 32-bit adder for signal <readCounter[31]_GND_1132_o_add_32_OUT> created at line 225.
    Found 32-bit adder for signal <hitCounter[31]_GND_1132_o_add_33_OUT> created at line 227.
    Found 4-bit comparator not equal for signal <n0054> created at line 189
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 259 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ddr2_cache> synthesized.

Synthesizing Unit <dualRamMx8N_2>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/dualrammx8n.vhd".
        N = 4
        M = 10
        SIMULATION = '0'
WARNING:Xst:647 - Input <raddra<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddrb<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <addrb_i>.
    Found 10-bit register for signal <addra_i>.
    Found 1024x8-bit quad-port RAM <Mram_ram_0> for signal <ram_0>.
    Found 1024x8-bit quad-port RAM <Mram_ram_1> for signal <ram_1>.
    Found 1024x8-bit quad-port RAM <Mram_ram_2> for signal <ram_2>.
    Found 1024x8-bit quad-port RAM <Mram_ram_3> for signal <ram_3>.
    Summary:
	inferred   4 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <dualRamMx8N_2> synthesized.

Synthesizing Unit <cache_table>.
    Related source file is "c:/work_unsync/plasma/vhdl/atlysddr/cache_table.vhd".
        TABLE_WIDTH = 4
        ADDR_WIDTH = 20
    Found 20-bit register for signal <table<1>>.
    Found 20-bit register for signal <table<2>>.
    Found 20-bit register for signal <table<3>>.
    Found 20-bit register for signal <table<4>>.
    Found 20-bit register for signal <table<5>>.
    Found 20-bit register for signal <table<6>>.
    Found 20-bit register for signal <table<7>>.
    Found 20-bit register for signal <table<8>>.
    Found 20-bit register for signal <table<9>>.
    Found 20-bit register for signal <table<10>>.
    Found 20-bit register for signal <table<11>>.
    Found 20-bit register for signal <table<12>>.
    Found 20-bit register for signal <table<13>>.
    Found 20-bit register for signal <table<14>>.
    Found 20-bit register for signal <table<15>>.
    Found 20-bit register for signal <table<0>>.
    Found 4-bit register for signal <nextLineToReplace>.
    Found 16-bit register for signal <tableValid>.
    Found 4-bit adder for signal <nextLineToReplace[3]_GND_1134_o_add_50_OUT> created at line 75.
    Found 20-bit comparator equal for signal <addrToFind[19]_table[0][19]_equal_1_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[1][19]_equal_2_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[2][19]_equal_4_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[3][19]_equal_6_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[4][19]_equal_8_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[5][19]_equal_10_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[6][19]_equal_12_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[7][19]_equal_14_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[8][19]_equal_16_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[9][19]_equal_18_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[10][19]_equal_20_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[11][19]_equal_22_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[12][19]_equal_24_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[13][19]_equal_26_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[14][19]_equal_28_o> created at line 52
    Found 20-bit comparator equal for signal <addrToFind[19]_table[15][19]_equal_30_o> created at line 52
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 340 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <cache_table> synthesized.

Synthesizing Unit <uartTopLevel>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/uarttoplevel.vhd".
        DEFAULT_DIVIDER = "00000001"
        PRESCALE_DIV = "00110101"
        log_file = "UNUSED"
    Found 1-bit register for signal <tx_fifo_reset>.
    Found 1-bit register for signal <rx_fifo_reset>.
    Found 1-bit register for signal <rx_uc>.
    Found 8-bit register for signal <tx_fifo_din>.
    Found 8-bit register for signal <bypassTx>.
    Found 2-bit register for signal <uart_reset_cnt>.
    Found 8-bit register for signal <baud_divider>.
    Found 8-bit register for signal <baud_div_uc>.
    Found 1-bit register for signal <tx_fifo_we>.
    Found 1-bit register for signal <uart_busy_sc>.
    Found 1-bit register for signal <uart_busy_sc2>.
    Found 1-bit register for signal <uart_tx_not_empty>.
    Found 1-bit register for signal <uart_busy_uc>.
    Found 1-bit register for signal <bypassRxWe>.
    Found 1-bit register for signal <bypassTxTg>.
    Found 1-bit register for signal <bypassRxTg2>.
    Found 2-bit adder for signal <uart_reset_cnt[1]_GND_1139_o_add_15_OUT> created at line 189.
    WARNING:Xst:2404 -  FFs/Latches <bypassRxTg<0:0>> (without init value) have a constant value of 0 in block <uartTopLevel>.
    WARNING:Xst:2404 -  FFs/Latches <bypassRxReg<7:0>> (without init value) have a constant value of 0 in block <uartTopLevel>.
    WARNING:Xst:2404 -  FFs/Latches <baud_div_uc<11:8>> (without init value) have a constant value of 0 in block <uartTopLevel>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <uartTopLevel> synthesized.

Synthesizing Unit <BidirFifoBuffer>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirfifobuffer.vhd".
    Found 1-bit register for signal <rx_fifo_full_cc>.
    Found 1-bit register for signal <rx_fifo_full_cc2>.
    Found 1-bit register for signal <tx_fifo_empty_cc2>.
    Found 1-bit register for signal <tx_fifo_re2>.
    Found 1-bit register for signal <io_tx_we>.
    Found 1-bit register for signal <rx_fifo_full_ic>.
    Found 1-bit register for signal <tx_fifo_empty_ic>.
    Found 1-bit register for signal <tx_fifo_empty_cc>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <BidirFifoBuffer> synthesized.

Synthesizing Unit <uart>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/uartcore.vhd".
        PRESCALE_DIV = "00110101"
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/general/uartcore.vhd" line 62: Output port <pulse_i> of the instance <u1_rx_in> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <uartTX>.
    Found 3-bit register for signal <rx_start_delay>.
    Found 8-bit register for signal <data_read_reg>.
    Found 9-bit register for signal <data_write_reg>.
    Found 8-bit register for signal <rx_prescale_count>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <prescale_count>.
    Found 4-bit register for signal <bits_write_reg>.
    Found 4-bit register for signal <bits_read_reg>.
    Found 12-bit register for signal <delay_write_reg>.
    Found 12-bit register for signal <delay_read_reg>.
    Found 1-bit register for signal <ps_enable>.
    Found 1-bit register for signal <rx_ps_enable>.
    Found 1-bit register for signal <data_avail>.
    Found 8-bit adder for signal <prescale_count[7]_GND_1143_o_add_1_OUT> created at line 81.
    Found 8-bit adder for signal <rx_prescale_count[7]_GND_1143_o_add_5_OUT> created at line 92.
    Found 12-bit adder for signal <delay_write_reg[11]_GND_1143_o_add_15_OUT> created at line 116.
    Found 12-bit adder for signal <delay_read_reg[11]_GND_1143_o_add_38_OUT> created at line 164.
    Found 4-bit subtractor for signal <GND_1143_o_GND_1143_o_sub_17_OUT<3:0>> created at line 119.
    Found 4-bit subtractor for signal <GND_1143_o_GND_1143_o_sub_38_OUT<3:0>> created at line 161.
    Found 8-bit comparator lessequal for signal <n0006> created at line 88
    Found 12-bit comparator not equal for signal <n0020> created at line 115
    Found 12-bit comparator equal for signal <delay_read_reg[11]_GND_1143_o_equal_35_o> created at line 155
    Found 12-bit comparator equal for signal <delay_read_reg[11]_baud_div[11]_equal_37_o> created at line 159
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <InputPort_1>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 1
        D = 4
        RESET_VAL = '1'
    Found 1-bit register for signal <port_reg>.
    Found 1-bit register for signal <reg_i>.
    Found 4-bit register for signal <counters<0>>.
    Found 1-bit register for signal <reg2>.
    Found 1-bit register for signal <pulse_i>.
    Found 4-bit adder for signal <counters[0][3]_GND_1144_o_add_1_OUT> created at line 118.
    Found 4-bit subtractor for signal <GND_1144_o_GND_1144_o_sub_5_OUT<3:0>> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <InputPort_1> synthesized.

Synthesizing Unit <OutputPort_1>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 32
    Found 32-bit register for signal <port_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_addr[1]_port_reg[31]_wide_mux_4_OUT> created at line 52.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OutputPort_1> synthesized.

Synthesizing Unit <BidirPort>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 8
        D = 1
INFO:Xst:3210 - "c:/work_unsync/plasma/vhdl/general/bidirport.vhd" line 221: Output port <pulse_i> of the instance <u1_in> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <tris>.
    Found 3-bit register for signal <reg_addr1>.
    Found 1-bit tristate buffer for signal <port_io<0>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<1>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<2>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<3>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<4>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<5>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<6>> created at line 165
    Found 1-bit tristate buffer for signal <port_io<7>> created at line 165
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <BidirPort> synthesized.

Synthesizing Unit <InputPort_2>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 8
        D = 1
        RESET_VAL = '0'
    Found 1-bit register for signal <counters<1>>.
    Found 1-bit register for signal <counters<2>>.
    Found 1-bit register for signal <counters<3>>.
    Found 1-bit register for signal <counters<4>>.
    Found 1-bit register for signal <counters<5>>.
    Found 1-bit register for signal <counters<6>>.
    Found 1-bit register for signal <counters<7>>.
    Found 1-bit register for signal <counters<0>>.
    Found 1-bit register for signal <port_reg<0>>.
    Found 1-bit register for signal <reg_i<0>>.
    Found 1-bit register for signal <port_reg<1>>.
    Found 1-bit register for signal <reg_i<1>>.
    Found 1-bit register for signal <port_reg<2>>.
    Found 1-bit register for signal <reg_i<2>>.
    Found 1-bit register for signal <port_reg<3>>.
    Found 1-bit register for signal <reg_i<3>>.
    Found 1-bit register for signal <port_reg<4>>.
    Found 1-bit register for signal <reg_i<4>>.
    Found 1-bit register for signal <port_reg<5>>.
    Found 1-bit register for signal <reg_i<5>>.
    Found 1-bit register for signal <port_reg<6>>.
    Found 1-bit register for signal <reg_i<6>>.
    Found 1-bit register for signal <port_reg<7>>.
    Found 1-bit register for signal <reg_i<7>>.
    Found 1-bit register for signal <reg2<0>>.
    Found 1-bit register for signal <pulse_i<0>>.
    Found 1-bit register for signal <reg2<1>>.
    Found 1-bit register for signal <pulse_i<1>>.
    Found 1-bit register for signal <reg2<2>>.
    Found 1-bit register for signal <pulse_i<2>>.
    Found 1-bit register for signal <reg2<3>>.
    Found 1-bit register for signal <pulse_i<3>>.
    Found 1-bit register for signal <reg2<4>>.
    Found 1-bit register for signal <pulse_i<4>>.
    Found 1-bit register for signal <reg2<5>>.
    Found 1-bit register for signal <pulse_i<5>>.
    Found 1-bit register for signal <reg2<6>>.
    Found 1-bit register for signal <pulse_i<6>>.
    Found 1-bit register for signal <reg2<7>>.
    Found 1-bit register for signal <pulse_i<7>>.
    Found 2-bit subtractor for signal <n0146> created at line 121.
    Found 2-bit subtractor for signal <n0148> created at line 121.
    Found 2-bit subtractor for signal <n0150> created at line 121.
    Found 2-bit subtractor for signal <n0152> created at line 121.
    Found 2-bit subtractor for signal <n0154> created at line 121.
    Found 2-bit subtractor for signal <n0156> created at line 121.
    Found 2-bit subtractor for signal <n0158> created at line 121.
    Found 2-bit subtractor for signal <n0160> created at line 121.
    Found 1-bit adder for signal <counters[0][0]_PWR_168_o_add_1_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[1][0]_PWR_168_o_add_5_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[2][0]_PWR_168_o_add_9_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[3][0]_PWR_168_o_add_13_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[4][0]_PWR_168_o_add_17_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[5][0]_PWR_168_o_add_21_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[6][0]_PWR_168_o_add_25_OUT<0>> created at line 118.
    Found 1-bit adder for signal <counters[7][0]_PWR_168_o_add_29_OUT<0>> created at line 118.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <InputPort_2> synthesized.

Synthesizing Unit <OutputPort_2>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 8
    Found 8-bit register for signal <port_reg>.
    Found 8-bit 4-to-1 multiplexer for signal <reg_addr[1]_port_reg[7]_wide_mux_4_OUT> created at line 52.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OutputPort_2> synthesized.

Synthesizing Unit <InputPort_3>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 8
        D = 12
        RESET_VAL = '0'
    Found 12-bit register for signal <counters<1>>.
    Found 12-bit register for signal <counters<2>>.
    Found 12-bit register for signal <counters<3>>.
    Found 12-bit register for signal <counters<4>>.
    Found 12-bit register for signal <counters<5>>.
    Found 12-bit register for signal <counters<6>>.
    Found 12-bit register for signal <counters<7>>.
    Found 12-bit register for signal <counters<0>>.
    Found 1-bit register for signal <port_reg<0>>.
    Found 1-bit register for signal <reg_i<0>>.
    Found 1-bit register for signal <port_reg<1>>.
    Found 1-bit register for signal <reg_i<1>>.
    Found 1-bit register for signal <port_reg<2>>.
    Found 1-bit register for signal <reg_i<2>>.
    Found 1-bit register for signal <port_reg<3>>.
    Found 1-bit register for signal <reg_i<3>>.
    Found 1-bit register for signal <port_reg<4>>.
    Found 1-bit register for signal <reg_i<4>>.
    Found 1-bit register for signal <port_reg<5>>.
    Found 1-bit register for signal <reg_i<5>>.
    Found 1-bit register for signal <port_reg<6>>.
    Found 1-bit register for signal <reg_i<6>>.
    Found 1-bit register for signal <port_reg<7>>.
    Found 1-bit register for signal <reg_i<7>>.
    Found 1-bit register for signal <reg2<0>>.
    Found 1-bit register for signal <pulse_i<0>>.
    Found 1-bit register for signal <reg2<1>>.
    Found 1-bit register for signal <pulse_i<1>>.
    Found 1-bit register for signal <reg2<2>>.
    Found 1-bit register for signal <pulse_i<2>>.
    Found 1-bit register for signal <reg2<3>>.
    Found 1-bit register for signal <pulse_i<3>>.
    Found 1-bit register for signal <reg2<4>>.
    Found 1-bit register for signal <pulse_i<4>>.
    Found 1-bit register for signal <reg2<5>>.
    Found 1-bit register for signal <pulse_i<5>>.
    Found 1-bit register for signal <reg2<6>>.
    Found 1-bit register for signal <pulse_i<6>>.
    Found 1-bit register for signal <reg2<7>>.
    Found 1-bit register for signal <pulse_i<7>>.
    Found 12-bit adder for signal <counters[0][11]_GND_1162_o_add_1_OUT> created at line 118.
    Found 12-bit adder for signal <counters[1][11]_GND_1162_o_add_8_OUT> created at line 118.
    Found 12-bit adder for signal <counters[2][11]_GND_1162_o_add_15_OUT> created at line 118.
    Found 12-bit adder for signal <counters[3][11]_GND_1162_o_add_22_OUT> created at line 118.
    Found 12-bit adder for signal <counters[4][11]_GND_1162_o_add_29_OUT> created at line 118.
    Found 12-bit adder for signal <counters[5][11]_GND_1162_o_add_36_OUT> created at line 118.
    Found 12-bit adder for signal <counters[6][11]_GND_1162_o_add_43_OUT> created at line 118.
    Found 12-bit adder for signal <counters[7][11]_GND_1162_o_add_50_OUT> created at line 118.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_5_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_12_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_19_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_26_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_33_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_40_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_47_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1162_o_GND_1162_o_sub_54_OUT<11:0>> created at line 121.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
Unit <InputPort_3> synthesized.

Synthesizing Unit <InputPort_4>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/bidirport.vhd".
        W = 5
        D = 12
        RESET_VAL = '0'
    Found 12-bit register for signal <counters<1>>.
    Found 12-bit register for signal <counters<2>>.
    Found 12-bit register for signal <counters<3>>.
    Found 12-bit register for signal <counters<4>>.
    Found 12-bit register for signal <counters<0>>.
    Found 1-bit register for signal <port_reg<0>>.
    Found 1-bit register for signal <reg_i<0>>.
    Found 1-bit register for signal <port_reg<1>>.
    Found 1-bit register for signal <reg_i<1>>.
    Found 1-bit register for signal <port_reg<2>>.
    Found 1-bit register for signal <reg_i<2>>.
    Found 1-bit register for signal <port_reg<3>>.
    Found 1-bit register for signal <reg_i<3>>.
    Found 1-bit register for signal <port_reg<4>>.
    Found 1-bit register for signal <reg_i<4>>.
    Found 1-bit register for signal <reg2<0>>.
    Found 1-bit register for signal <pulse_i<0>>.
    Found 1-bit register for signal <reg2<1>>.
    Found 1-bit register for signal <pulse_i<1>>.
    Found 1-bit register for signal <reg2<2>>.
    Found 1-bit register for signal <pulse_i<2>>.
    Found 1-bit register for signal <reg2<3>>.
    Found 1-bit register for signal <pulse_i<3>>.
    Found 1-bit register for signal <reg2<4>>.
    Found 1-bit register for signal <pulse_i<4>>.
    Found 12-bit adder for signal <counters[0][11]_GND_1164_o_add_1_OUT> created at line 118.
    Found 12-bit adder for signal <counters[1][11]_GND_1164_o_add_8_OUT> created at line 118.
    Found 12-bit adder for signal <counters[2][11]_GND_1164_o_add_15_OUT> created at line 118.
    Found 12-bit adder for signal <counters[3][11]_GND_1164_o_add_22_OUT> created at line 118.
    Found 12-bit adder for signal <counters[4][11]_GND_1164_o_add_29_OUT> created at line 118.
    Found 12-bit subtractor for signal <GND_1164_o_GND_1164_o_sub_5_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1164_o_GND_1164_o_sub_12_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1164_o_GND_1164_o_sub_19_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1164_o_GND_1164_o_sub_26_OUT<11:0>> created at line 121.
    Found 12-bit subtractor for signal <GND_1164_o_GND_1164_o_sub_33_OUT<11:0>> created at line 121.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
Unit <InputPort_4> synthesized.

Synthesizing Unit <Random>.
    Related source file is "c:/work_unsync/plasma/vhdl/general/random.vhd".
        WIDTH = 32
    Found 32-bit register for signal <randomValue>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Random> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 14
 1024x8-bit quad-port RAM                              : 4
 16x1-bit single-port Read Only RAM                    : 1
 64x20-bit single-port Read Only RAM                   : 1
 8192x8-bit dual-port RAM                              : 8
# Adders/Subtractors                                   : 69
 1-bit adder                                           : 8
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 12-bit addsub                                         : 13
 15-bit adder                                          : 9
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 8
 3-bit adder                                           : 2
 32-bit adder                                          : 4
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 6
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 305
 1-bit register                                        : 172
 10-bit register                                       : 4
 12-bit register                                       : 15
 13-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 3
 20-bit register                                       : 17
 25-bit register                                       : 1
 3-bit register                                        : 5
 30-bit register                                       : 4
 32-bit register                                       : 21
 4-bit register                                        : 14
 5-bit register                                        : 2
 6-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 31
 9-bit register                                        : 1
# Comparators                                          : 40
 10-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 1
 20-bit comparator equal                               : 16
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 1
 4-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 404
 1-bit 2-to-1 multiplexer                              : 105
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 15
 30-bit 2-to-1 multiplexer                             : 7
 30-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 134
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 6-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 42
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 22
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 42
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 12
 1-bit tristate buffer                                 : 12
# FSMs                                                 : 3
# Xors                                                 : 261
 1-bit xor2                                            : 257
 2-bit xor2                                            : 1
 32-bit xor2                                           : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../XilinxCoregen/fifo2048x8.ngc>.
Loading core <fifo2048x8> for timing and area information for instance <FIFO>.
Loading core <fifo2048x8> for timing and area information for instance <TX_FIFO>.
Loading core <fifo2048x8> for timing and area information for instance <RX_FIFO>.
INFO:Xst:2261 - The FF/Latch <addrToInsert_9> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_17> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_14> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_22> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_10> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_18> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_15> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_23> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_11> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_19> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_16> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_24> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_17> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_25> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_18> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_26> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_19> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_27> 
INFO:Xst:2261 - The FF/Latch <cache_we_0> in Unit <DDR_RAM.u3_memCache> is equivalent to the following 3 FFs/Latches, which will be removed : <cache_we_1> <cache_we_2> <cache_we_3> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_0> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_8> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_1> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_9> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_2> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_10> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_3> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_11> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_4> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_12> 
INFO:Xst:2261 - The FF/Latch <mig_cmd_bl_0> in Unit <DDR_RAM.u3_memCache> is equivalent to the following 7 FFs/Latches, which will be removed : <mig_cmd_bl_1> <mig_cmd_bl_2> <mig_cmd_bl_3> <mig_cmd_bl_4> <mig_cmd_bl_5> <mig_cmd_instr_0> <ddr_hold_0> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_5> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_13> 
INFO:Xst:2261 - The FF/Latch <mig_cmd_instr_1> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <mig_cmd_instr_2> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_6> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_14> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_7> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_15> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_12> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_20> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_8> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_16> 
INFO:Xst:2261 - The FF/Latch <addrToInsert_13> in Unit <DDR_RAM.u3_memCache> is equivalent to the following FF/Latch, which will be removed : <addr_reg_21> 
INFO:Xst:2261 - The FF/Latch <periph_address_0> in Unit <MCU> is equivalent to the following FF/Latch, which will be removed : <periph_address_1> 
WARNING:Xst:1710 - FF/Latch <periph_address_0> (without init value) has a constant value of 0 in block <MCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_ram_addr_1> (without init value) has a constant value of 0 in block <u1_plasma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_ram_addr_0> (without init value) has a constant value of 0 in block <u1_plasma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mig_cmd_instr_1> (without init value) has a constant value of 0 in block <DDR_RAM.u3_memCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_1> (without init value) has a constant value of 0 in block <DDR_RAM.u3_memCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_0> (without init value) has a constant value of 0 in block <DDR_RAM.u3_memCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bypassRxTg2> (without init value) has a constant value of 0 in block <u4_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_reg_28> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <addr_reg_29> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <mig_cmd_byte_addr_0> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <mig_cmd_byte_addr_27> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <mig_cmd_byte_addr_28> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <mig_cmd_byte_addr_29> of sequential type is unconnected in block <DDR_RAM.u3_memCache>.
WARNING:Xst:2677 - Node <ex_ram_addr_28> of sequential type is unconnected in block <u1_plasma>.
WARNING:Xst:2677 - Node <ex_ram_addr_30> of sequential type is unconnected in block <u1_plasma>.
WARNING:Xst:2677 - Node <ex_ram_addr_31> of sequential type is unconnected in block <u1_plasma>.
WARNING:Xst:2404 -  FFs/Latches <mig_cmd_instr<2:1>> (without init value) have a constant value of 0 in block <ddr2_cache>.

Synthesizing (advanced) Unit <InputPort_1>.
The following registers are absorbed into counter <counters_0>: 1 register on signal <counters_0>.
Unit <InputPort_1> synthesized (advanced).

Synthesizing (advanced) Unit <InputPort_2>.
The following registers are absorbed into counter <counters_1_0>: 1 register on signal <counters_1_0>.
The following registers are absorbed into counter <counters_3_0>: 1 register on signal <counters_3_0>.
The following registers are absorbed into counter <counters_2_0>: 1 register on signal <counters_2_0>.
The following registers are absorbed into counter <counters_4_0>: 1 register on signal <counters_4_0>.
The following registers are absorbed into counter <counters_6_0>: 1 register on signal <counters_6_0>.
The following registers are absorbed into counter <counters_5_0>: 1 register on signal <counters_5_0>.
The following registers are absorbed into counter <counters_7_0>: 1 register on signal <counters_7_0>.
The following registers are absorbed into counter <counters_0_0>: 1 register on signal <counters_0_0>.
Unit <InputPort_2> synthesized (advanced).

Synthesizing (advanced) Unit <InputPort_3>.
The following registers are absorbed into counter <counters_1>: 1 register on signal <counters_1>.
The following registers are absorbed into counter <counters_2>: 1 register on signal <counters_2>.
The following registers are absorbed into counter <counters_3>: 1 register on signal <counters_3>.
The following registers are absorbed into counter <counters_5>: 1 register on signal <counters_5>.
The following registers are absorbed into counter <counters_4>: 1 register on signal <counters_4>.
The following registers are absorbed into counter <counters_6>: 1 register on signal <counters_6>.
The following registers are absorbed into counter <counters_7>: 1 register on signal <counters_7>.
The following registers are absorbed into counter <counters_0>: 1 register on signal <counters_0>.
Unit <InputPort_3> synthesized (advanced).

Synthesizing (advanced) Unit <InputPort_4>.
The following registers are absorbed into counter <counters_1>: 1 register on signal <counters_1>.
The following registers are absorbed into counter <counters_2>: 1 register on signal <counters_2>.
The following registers are absorbed into counter <counters_4>: 1 register on signal <counters_4>.
The following registers are absorbed into counter <counters_3>: 1 register on signal <counters_3>.
The following registers are absorbed into counter <counters_0>: 1 register on signal <counters_0>.
Unit <InputPort_4> synthesized (advanced).

Synthesizing (advanced) Unit <PlasmaTop>.
INFO:Xst:3226 - The RAM <DDR_RAM.u3_memCache/u1_cache/Mram_ram_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <DDR_RAM.u3_memCache/u1_cache/_i000021> <DDR_RAM.u3_memCache/u1_cache/_i000016>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <DDR_RAM.u3_memCache/cache_wbe<2>> | high     |
    |     addrA          | connected to signal <(DDR_RAM.u3_memCache/cache_addr_offset,ex_ram_address<7:2>)> |          |
    |     diA            | connected to signal <DDR_RAM.u3_memCache/cache_din<23:16>> |          |
    |     doA            | connected to signal <ex_ram_dout>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_50>        | rise     |
    |     weB            | connected to signal <DDR_RAM.u3_memCache/cache_we<2>> | high     |
    |     addrB          | connected to signal <DDR_RAM.u3_memCache/cache_write_addr> |          |
    |     diB            | connected to signal <DDR_RAM.u3_memCache/mig_rd_dout<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <DDR_RAM.u3_memCache/u1_cache/Mram_ram_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <DDR_RAM.u3_memCache/u1_cache/_i000021> <DDR_RAM.u3_memCache/u1_cache/_i000016>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <DDR_RAM.u3_memCache/cache_wbe<3>> | high     |
    |     addrA          | connected to signal <(DDR_RAM.u3_memCache/cache_addr_offset,ex_ram_address<7:2>)> |          |
    |     diA            | connected to signal <DDR_RAM.u3_memCache/cache_din<31:24>> |          |
    |     doA            | connected to signal <ex_ram_dout>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_50>        | rise     |
    |     weB            | connected to signal <DDR_RAM.u3_memCache/cache_we<3>> | high     |
    |     addrB          | connected to signal <DDR_RAM.u3_memCache/cache_write_addr> |          |
    |     diB            | connected to signal <DDR_RAM.u3_memCache/mig_rd_dout<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <DDR_RAM.u3_memCache/u1_cache/Mram_ram_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <DDR_RAM.u3_memCache/u1_cache/_i000021> <DDR_RAM.u3_memCache/u1_cache/_i000016>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <DDR_RAM.u3_memCache/cache_wbe<1>> | high     |
    |     addrA          | connected to signal <(DDR_RAM.u3_memCache/cache_addr_offset,ex_ram_address<7:2>)> |          |
    |     diA            | connected to signal <DDR_RAM.u3_memCache/cache_din<15:8>> |          |
    |     doA            | connected to signal <ex_ram_dout>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_50>        | rise     |
    |     weB            | connected to signal <DDR_RAM.u3_memCache/cache_we<1>> | high     |
    |     addrB          | connected to signal <DDR_RAM.u3_memCache/cache_write_addr> |          |
    |     diB            | connected to signal <DDR_RAM.u3_memCache/mig_rd_dout<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <DDR_RAM.u3_memCache/u1_cache/Mram_ram_0> will be implemented as a BLOCK RAM, absorbing the following register(s): <DDR_RAM.u3_memCache/u1_cache/_i000021> <DDR_RAM.u3_memCache/u1_cache/_i000016>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <DDR_RAM.u3_memCache/cache_wbe<0>> | high     |
    |     addrA          | connected to signal <(DDR_RAM.u3_memCache/cache_addr_offset,ex_ram_address<7:2>)> |          |
    |     diA            | connected to signal <DDR_RAM.u3_memCache/cache_din<7:0>> |          |
    |     doA            | connected to signal <ex_ram_dout>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_50>        | rise     |
    |     weB            | connected to signal <DDR_RAM.u3_memCache/cache_we<0>> | high     |
    |     addrB          | connected to signal <DDR_RAM.u3_memCache/cache_write_addr> |          |
    |     diB            | connected to signal <DDR_RAM.u3_memCache/mig_rd_dout<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u1_plasma/u3_ram/Mram_ram_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <u1_plasma/u3_ram/_i000021>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <u1_plasma/bulk_ram_wbe<3>> | high     |
    |     addrA          | connected to signal <u1_plasma/mem_address<14:2>> |          |
    |     diA            | connected to signal <bus_din<31:24>> |          |
    |     doA            | connected to signal <u1_plasma/bulk_ram_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u1_plasma/u3_ram/Mram_ram_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <u1_plasma/u3_ram/_i000021>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <u1_plasma/bulk_ram_wbe<2>> | high     |
    |     addrA          | connected to signal <u1_plasma/mem_address<14:2>> |          |
    |     diA            | connected to signal <bus_din<23:16>> |          |
    |     doA            | connected to signal <u1_plasma/bulk_ram_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u1_plasma/u3_ram/Mram_ram_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <u1_plasma/u3_ram/_i000021>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <u1_plasma/bulk_ram_wbe<1>> | high     |
    |     addrA          | connected to signal <u1_plasma/mem_address<14:2>> |          |
    |     diA            | connected to signal <bus_din<15:8>> |          |
    |     doA            | connected to signal <u1_plasma/bulk_ram_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u1_plasma/u3_ram/Mram_ram_0> will be implemented as a BLOCK RAM, absorbing the following register(s): <u1_plasma/u3_ram/_i000021>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_50>        | rise     |
    |     weA            | connected to signal <u1_plasma/bulk_ram_wbe<0>> | high     |
    |     addrA          | connected to signal <u1_plasma/mem_address<14:2>> |          |
    |     diA            | connected to signal <bus_din<7:0>>  |          |
    |     doA            | connected to signal <u1_plasma/bulk_ram_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PlasmaTop> synthesized (advanced).

Synthesizing (advanced) Unit <cache_table>.
The following registers are absorbed into counter <nextLineToReplace>: 1 register on signal <nextLineToReplace>.
Unit <cache_table> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0386> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode<5:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <ddr2_cache>.
The following registers are absorbed into counter <readCounter>: 1 register on signal <readCounter>.
The following registers are absorbed into counter <hitCounter>: 1 register on signal <hitCounter>.
Unit <ddr2_cache> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mem_ctrl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_proc.mem_re_var> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mem_source>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <mem_proc.mem_re_var> |          |
    -----------------------------------------------------------------------
Unit <mem_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <mlite_cpu>.
The following registers are absorbed into counter <reset_reg>: 1 register on signal <reset_reg>.
Unit <mlite_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <prescale_count>: 1 register on signal <prescale_count>.
The following registers are absorbed into counter <bits_write_reg>: 1 register on signal <bits_write_reg>.
The following registers are absorbed into counter <bits_read_reg>: 1 register on signal <bits_read_reg>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <uartTopLevel>.
The following registers are absorbed into counter <uart_reset_cnt>: 1 register on signal <uart_reset_cnt>.
Unit <uartTopLevel> synthesized (advanced).
WARNING:Xst:2677 - Node <u1_plasma/ex_ram_addr_30> of sequential type is unconnected in block <PlasmaTop>.
WARNING:Xst:2677 - Node <u1_plasma/ex_ram_addr_31> of sequential type is unconnected in block <PlasmaTop>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 1024x8-bit dual-port block RAM                        : 4
 16x1-bit single-port distributed Read Only RAM        : 1
 64x20-bit single-port distributed Read Only RAM       : 1
 8192x8-bit single-port block RAM                      : 4
# Adders/Subtractors                                   : 30
 1-bit subtractor                                      : 8
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 12-bit adder                                          : 2
 32-bit adder                                          : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 39
 1-bit up counter                                      : 8
 10-bit up counter                                     : 1
 12-bit updown counter                                 : 13
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 4
 8-bit updown counter                                  : 1
# Registers                                            : 1643
 Flip-Flops                                            : 1643
# Comparators                                          : 40
 10-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 1
 20-bit comparator equal                               : 16
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 1
 4-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 468
 1-bit 2-to-1 multiplexer                              : 182
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 12
 3-bit 2-to-1 multiplexer                              : 15
 30-bit 2-to-1 multiplexer                             : 7
 30-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 132
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 6-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 40
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 22
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 36
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 261
 1-bit xor2                                            : 257
 2-bit xor2                                            : 1
 32-bit xor2                                           : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <periph_address_0> (without init value) has a constant value of 0 in block <PlasmaTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periph_address_1> (without init value) has a constant value of 0 in block <PlasmaTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_RAM.u3_memCache/addr_reg_29> (without init value) has a constant value of 0 in block <PlasmaTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_RAM.u3_memCache/mig_cmd_byte_addr_29> (without init value) has a constant value of 0 in block <PlasmaTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bypassRxTg2> (without init value) has a constant value of 0 in block <uartTopLevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/cache_we_0> in Unit <PlasmaTop> is equivalent to the following 3 FFs/Latches, which will be removed : <DDR_RAM.u3_memCache/cache_we_1> <DDR_RAM.u3_memCache/cache_we_2> <DDR_RAM.u3_memCache/cache_we_3> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/mig_addr_offset_0> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/prev_addr_offset_0> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/mig_addr_offset_1> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/prev_addr_offset_1> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/mig_addr_offset_2> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/prev_addr_offset_2> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/mig_addr_offset_3> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/prev_addr_offset_3> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_0> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_8> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_1> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_9> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_2> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_10> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_3> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_11> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_4> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_12> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_5> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_13> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_6> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_14> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_7> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_15> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_12> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_20> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_8> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_16> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_13> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_21> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_9> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_17> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_14> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_22> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_10> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_18> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_15> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_23> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_11> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_19> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_16> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_24> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_17> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_25> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_18> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_26> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/addrToInsert_19> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/addr_reg_27> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/mig_cmd_instr> in Unit <PlasmaTop> is equivalent to the following 8 FFs/Latches, which will be removed : <DDR_RAM.u3_memCache/mig_cmd_bl_0> <DDR_RAM.u3_memCache/mig_cmd_bl_1> <DDR_RAM.u3_memCache/mig_cmd_bl_2> <DDR_RAM.u3_memCache/mig_cmd_bl_3> <DDR_RAM.u3_memCache/mig_cmd_bl_4> <DDR_RAM.u3_memCache/mig_cmd_bl_5> <DDR_RAM.u3_memCache/ddr_re_cmd> <DDR_RAM.u3_memCache/ddr_hold_0> 
INFO:Xst:2261 - The FF/Latch <DDR_RAM.u3_memCache/ddr_hold_1> in Unit <PlasmaTop> is equivalent to the following FF/Latch, which will be removed : <DDR_RAM.u3_memCache/ddr_re_cmd2> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_2> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bypassRxWe> (without init value) has a constant value of 0 in block <uartTopLevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 in unit PlasmaTop of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst2 in unit PlasmaTop of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst1 in unit PlasmaTop of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst0 in unit PlasmaTop of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_28> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_27> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u3_memCache/addr_reg_28> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u3_memCache/addr_reg_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u1_plasma/ex_ram_addr_28> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u1_plasma/ex_ram_addr_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
INFO:Xst:2261 - The FF/Latch <MCU/u6_pmod/reg_addr1_0> in Unit <PlasmaAtlysDDR> is equivalent to the following FF/Latch, which will be removed : <MCU/periph_address_2> 
INFO:Xst:2261 - The FF/Latch <MCU/u6_pmod/reg_addr1_1> in Unit <PlasmaAtlysDDR> is equivalent to the following FF/Latch, which will be removed : <MCU/periph_address_3> 
INFO:Xst:2261 - The FF/Latch <MCU/u6_pmod/reg_addr1_2> in Unit <PlasmaAtlysDDR> is equivalent to the following FF/Latch, which will be removed : <MCU/periph_address_4> 

Optimizing unit <PlasmaAtlysDDR> ...

Optimizing unit <InputPort_3> ...

Optimizing unit <InputPort_4> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <uartTopLevel> ...

Optimizing unit <BidirFifoBuffer> ...

Optimizing unit <uart> ...

Optimizing unit <InputPort_1> ...

Optimizing unit <cache_table> ...

Optimizing unit <mlite_cpu> ...

Optimizing unit <mem_ctrl> ...

Optimizing unit <pc_next> ...

Optimizing unit <reg_bank> ...

Optimizing unit <mult> ...

Optimizing unit <control> ...

Optimizing unit <bus_mux> ...

Optimizing unit <alu> ...

Optimizing unit <shifter> ...

Optimizing unit <OutputPort_1> ...

Optimizing unit <OutputPort_2> ...

Optimizing unit <InputPort_2> ...

Optimizing unit <Random> ...
WARNING:Xst:1710 - FF/Latch <MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCU/u1_plasma/ex_ram_addr_1> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCU/DDR_RAM.u3_memCache/addr_reg_1> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/reg2_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u7_switches/pulse_i_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/reg2_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/reg2_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/reg2_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/reg2_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/reg2_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/pulse_i_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/pulse_i_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/pulse_i_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/pulse_i_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u8_buttons/pulse_i_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTxTg> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/bypassTx_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/UART_CORE/u1_rx_in/pulse_i_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u4_uart/UART_CORE/u1_rx_in/reg2_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/reg2_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_7> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_6> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_5> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_4> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_3> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_2> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_1> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:2677 - Node <MCU/u6_pmod/u1_in/pulse_i_0> of sequential type is unconnected in block <PlasmaAtlysDDR>.
WARNING:Xst:1710 - FF/Latch <MCU/u1_plasma/ex_ram_addr_29> (without init value) has a constant value of 0 in block <PlasmaAtlysDDR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MCU/u4_uart/BIDIR_BUFFER/io_tx_we> in Unit <PlasmaAtlysDDR> is equivalent to the following FF/Latch, which will be removed : <MCU/u4_uart/BIDIR_BUFFER/tx_fifo_re2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PlasmaAtlysDDR, actual ratio is 17.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/RX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/u4_uart/BIDIR_BUFFER/TX_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <MCU/FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 has been replicated 1 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/intr_signal has been replicated 5 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26 has been replicated 1 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 has been replicated 3 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 has been replicated 2 time(s)
FlipFlop MCU/u1_plasma/u1_cpu/u8_mult/mode_reg has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <PlasmaAtlysDDR> :
	Found 3-bit shift register for signal <MCU/u4_uart/BIDIR_BUFFER/tx_fifo_empty_cc2>.
	Found 3-bit shift register for signal <MCU/u4_uart/BIDIR_BUFFER/rx_fifo_full_cc2>.
Unit <PlasmaAtlysDDR> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1896
 Flip-Flops                                            : 1896
# Shift Registers                                      : 2
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PlasmaAtlysDDR.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5403
#      GND                         : 4
#      INV                         : 36
#      LUT1                        : 189
#      LUT2                        : 261
#      LUT3                        : 294
#      LUT4                        : 681
#      LUT5                        : 901
#      LUT6                        : 1930
#      MULT_AND                    : 7
#      MUXCY                       : 638
#      MUXF7                       : 63
#      VCC                         : 4
#      XORCY                       : 395
# FlipFlops/Latches                : 2369
#      FD                          : 30
#      FDC                         : 680
#      FDCE                        : 1101
#      FDE                         : 89
#      FDP                         : 125
#      FDPE                        : 106
#      FDR                         : 107
#      FDRE                        : 126
#      FDS                         : 5
# RAMS                             : 155
#      RAM16X1D                    : 128
#      RAMB16BWER                  : 23
#      RAMB8BWER                   : 4
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGMUX                     : 1
# IO Buffers                       : 87
#      IBUF                        : 15
#      IBUFG                       : 1
#      IOBUF                       : 30
#      IOBUFDS                     : 2
#      OBUF                        : 15
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# Others                           : 75
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2369  out of  54576     4%  
 Number of Slice LUTs:                 4550  out of  27288    16%  
    Number used as Logic:              4292  out of  27288    15%  
    Number used as Memory:              258  out of   6408     4%  
       Number used as RAM:              256
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5440
   Number with an unused Flip Flop:    3071  out of   5440    56%  
   Number with an unused LUT:           890  out of   5440    16%  
   Number of fully used LUT-FF pairs:  1479  out of   5440    27%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                         275
 Number of bonded IOBs:                  90  out of    218    41%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of    116    21%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100                            | PLL_ADV:CLKOUT2        | 2209  |
clk_100                            | PLL_ADV:CLKOUT3        | 317   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.373ns (Maximum Frequency: 96.400MHz)
   Minimum input arrival time before clock: 5.946ns
   Maximum output required time after clock: 10.304ns
   Maximum combinational path delay: 4.702ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 10.373ns (frequency: 96.400MHz)
  Total number of paths / destination ports: 303441639 / 7901
-------------------------------------------------------------------------
Delay:               20.747ns (Levels of Logic = 15)
  Source:            MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:       MCU/u1_plasma/u3_ram/Mram_ram_04 (RAM)
  Source Clock:      clk_100 rising 0.5X
  Destination Clock: clk_100 rising 0.5X

  Data Path: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to MCU/u1_plasma/u3_ram/Mram_ram_04
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.156  MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1)
     LUT5:I0->O           24   0.254   1.380  MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1 (MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521)
     LUT4:I3->O           67   0.254   2.408  MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.a_source11 (MCU/u1_plasma/u1_cpu/a_source<0>)
     LUT6:I0->O            1   0.254   0.790  MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out311_F (N1228)
     LUT3:I1->O           13   0.250   1.553  MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out3111 (MCU/u1_plasma/u1_cpu/a_bus<8>)
     LUT6:I0->O            1   0.254   0.000  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[6]_OR_132_o1_SW1_F (N1238)
     MUXF7:I0->O           3   0.163   0.874  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[6]_OR_132_o1_SW1 (N592)
     LUT6:I4->O            3   0.250   0.874  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[8]_OR_136_o1_SW0 (N681)
     LUT5:I3->O            3   0.250   0.766  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[16]_OR_152_o1 (MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[16]_OR_152_o)
     LUT5:I4->O            5   0.254   0.841  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[24]_OR_168_o1 (MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[24]_OR_168_o)
     LUT6:I5->O            4   0.254   0.804  MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[28]_OR_176_o1 (MCU/u1_plasma/u1_cpu/u6_alu/do_add_a_in[28]_OR_176_o)
     LUT6:I5->O            1   0.254   0.682  MCU/u1_plasma/u1_cpu/c_bus<30>16_SW2 (N700)
     LUT6:I5->O            6   0.254   0.876  MCU/u1_plasma/u1_cpu/c_bus<30>16 (MCU/u1_plasma/u1_cpu/c_bus<30>)
     LUT6:I5->O            3   0.254   0.766  MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var224_1 (MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var224)
     LUT2:I1->O            4   0.254   1.234  MCU/u1_plasma/bulk_ram_wbe<1>14_SW0 (N552)
     LUT6:I1->O           16   0.254   1.181  MCU/u1_plasma/bulk_ram_wbe<1>2 (MCU/u1_plasma/bulk_ram_wbe<3>)
     RAMB16BWER:WEA0           0.330          MCU/u1_plasma/u3_ram/Mram_ram_34
    ----------------------------------------
    Total                     20.747ns (4.562ns logic, 16.185ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100'
  Total number of paths / destination ports: 269 / 220
-------------------------------------------------------------------------
Offset:              5.946ns (Levels of Logic = 3)
  Source:            reset_ex_n (PAD)
  Destination:       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: clk_100 rising

  Data Path: reset_ex_n to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.804  reset_ex_n_IBUF (reset_ex_n_IBUF)
     LUT5:I4->O           81   0.254   2.170  MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.250   0.681  MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.459          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      5.946ns (2.291ns logic, 3.655ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 11431 / 168
-------------------------------------------------------------------------
Offset:              10.304ns (Levels of Logic = 6)
  Source:            MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P0WRDATA29 (PAD)
  Source Clock:      clk_100 rising 0.5X

  Data Path: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P0WRDATA29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.525   1.369  MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1)
     LUT6:I4->O           28   0.250   1.453  MCU/u1_plasma/u1_cpu/u3_control/_n1144<31>1 (MCU/u1_plasma/u1_cpu/u3_control/_n1144)
     LUT6:I5->O           33   0.254   1.536  MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt11 (MCU/u1_plasma/u1_cpu/rt_index<0>)
     RAM16X1D:DPRA0->DPO    3   0.235   0.874  MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit2b (MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B<8>)
     LUT4:I2->O            3   0.250   0.874  MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out311 (MCU/u1_plasma/u1_cpu/reg_target<8>)
     LUT5:I3->O            1   0.250   1.112  MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.data_write_var171 (MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.data_write_var17)
     LUT6:I1->O           12   0.254   1.068  MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.data_write_var172 (MCU/bus_din<24>)
    MCB:P0WRDATA24             0.000          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                     10.304ns (2.018ns logic, 8.286ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 802 / 707
-------------------------------------------------------------------------
Delay:               4.702ns (Levels of Logic = 3)
  Source:            reset_ex_n (PAD)
  Destination:       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)

  Data Path: reset_ex_n to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.804  reset_ex_n_IBUF (reset_ex_n_IBUF)
     LUT5:I4->O           81   0.254   2.061  MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.702ns (1.837ns logic, 2.865ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   20.747|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 66.47 secs
 
--> 

Total memory usage is 368480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  377 (   0 filtered)
Number of infos    :  210 (   0 filtered)

