--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ADC_prescaler.twx ADC_prescaler.ncd -o ADC_prescaler.twr
ADC_prescaler.pcf -ucf ADC_prescaler.ucf

Design file:              ADC_prescaler.ncd
Physical constraint file: ADC_prescaler.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.330ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: your_instance_name/dcm_sp_inst/CLKFX
  Logical resource: your_instance_name/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_100_BUFG/I0
  Logical resource: clk_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: ADC_input/Mshreg_new_clk/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<4>/CLK
  Logical resource: counter_4/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.485ns.
--------------------------------------------------------------------------------

Paths for end point led_buf (SLICE_X11Y17.D2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led_buf (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to led_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   led_buf
                                                       counter_0
    SLICE_X11Y17.B2      net (fanout=5)        0.779   counter<0>
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.D2      net (fanout=2)        0.432   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       led_buf_rstpot1
                                                       led_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.972ns logic, 1.211ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_input/NEW_SAMPLE (FF)
  Destination:          led_buf (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.270 - 0.285)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_input/NEW_SAMPLE to led_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   counter<3>
                                                       ADC_input/NEW_SAMPLE
    SLICE_X11Y17.B3      net (fanout=7)        0.682   ADC_input/NEW_SAMPLE
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.D2      net (fanout=2)        0.432   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       led_buf_rstpot1
                                                       led_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (1.028ns logic, 1.114ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led_buf (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to led_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.CQ      Tcko                  0.391   led_buf
                                                       counter_1
    SLICE_X11Y17.B1      net (fanout=6)        0.605   counter<1>
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.D2      net (fanout=2)        0.432   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       led_buf_rstpot1
                                                       led_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.972ns logic, 1.037ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X11Y17.A5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   led_buf
                                                       counter_0
    SLICE_X11Y17.B2      net (fanout=5)        0.779   counter<0>
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.A5      net (fanout=2)        0.193   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       counter_0_rstpot
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.972ns logic, 0.972ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_input/NEW_SAMPLE (FF)
  Destination:          counter_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.270 - 0.285)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_input/NEW_SAMPLE to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   counter<3>
                                                       ADC_input/NEW_SAMPLE
    SLICE_X11Y17.B3      net (fanout=7)        0.682   ADC_input/NEW_SAMPLE
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.A5      net (fanout=2)        0.193   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       counter_0_rstpot
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (1.028ns logic, 0.875ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.CQ      Tcko                  0.391   led_buf
                                                       counter_1
    SLICE_X11Y17.B1      net (fanout=6)        0.605   counter<1>
    SLICE_X11Y17.B       Tilo                  0.259   led_buf
                                                       Mcount_counter_val11
    SLICE_X11Y17.A5      net (fanout=2)        0.193   Mcount_counter_val1
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       counter_0_rstpot
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.972ns logic, 0.798ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X11Y17.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_input/NEW_SAMPLE (FF)
  Destination:          counter_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.270 - 0.285)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_input/NEW_SAMPLE to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   counter<3>
                                                       ADC_input/NEW_SAMPLE
    SLICE_X11Y17.C1      net (fanout=7)        0.802   ADC_input/NEW_SAMPLE
    SLICE_X11Y17.CLK     Tas                   0.322   led_buf
                                                       counter_1_rstpot
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.769ns logic, 0.802ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X11Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.CQ      Tcko                  0.198   led_buf
                                                       counter_1
    SLICE_X11Y17.C5      net (fanout=6)        0.062   counter<1>
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.155   led_buf
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point led_buf (SLICE_X11Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_buf (FF)
  Destination:          led_buf (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_buf to led_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.DQ      Tcko                  0.198   led_buf
                                                       led_buf
    SLICE_X11Y17.D6      net (fanout=2)        0.025   led_buf
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.215   led_buf
                                                       led_buf_rstpot1
                                                       led_buf
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X11Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.CQ      Tcko                  0.198   led_buf
                                                       counter_1
    SLICE_X11Y17.C5      net (fanout=6)        0.062   counter<1>
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.215   led_buf
                                                       counter_1_rstpot
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.413ns logic, 0.062ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_100_BUFG/I0
  Logical resource: clk_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 15.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: ADC_input/Mshreg_new_clk/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 15.570ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<4>/CLK
  Logical resource: counter_4/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_50                    |     20.000ns|      8.000ns|      3.106ns|            0|            0|            0|           46|
| TS_clk_100                    |     16.000ns|      2.485ns|          N/A|            0|            0|           46|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.485|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 20 19:37:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



