4_bit_ALU.v
// 4-Bit Arithmetic Logic Unit
module alu_4bit (
    input  [3:0] A,
    input  [3:0] B,
    input  [2:0] ALU_Sel,
    output reg [3:0] Result,
    output reg Carry
);

always @(*) begin

    // Default values
    Result = 4'b0000;
    Carry = 1'b0;

    case (ALU_Sel)

        // Addition
        3'b000: begin
            {Carry, Result} = A + B;
        end

        // Subtraction
        3'b001: begin
            Result = A - B;
        end

        // AND
        3'b010: begin
            Result = A & B;
        end

        // OR
        3'b011: begin
            Result = A | B;
        end

        // XOR
        3'b100: begin
            Result = A ^ B;
        end

        // NOT A
        3'b101: begin
            Result = ~A;
        end

        // Increment A
        3'b110: begin
            {Carry, Result} = A + 4'b0001;
        end

        // Decrement A
        3'b111: begin
            Result = A - 4'b0001;
        end

        default: begin
            Result = 4'b0000;
            Carry = 1'b0;
        end

    endcase

end

endmodule