Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000015    0.305294 v _214_/A (sg13g2_xnor2_1)
     1    0.002521    0.031385    0.066362    0.371655 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031385    0.000008    0.371663 v _300_/D (sg13g2_dfrbpq_1)
                                              0.371663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269449   clock uncertainty
                                  0.000000    0.269449   clock reconvergence pessimism
                                 -0.037428    0.232021   library hold time
                                              0.232021   data required time
---------------------------------------------------------------------------------------------
                                              0.232021   data required time
                                             -0.371663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.139642   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174789    0.294229 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036198    0.000005    0.294234 v fanout76/A (sg13g2_buf_8)
     7    0.037697    0.029157    0.084294    0.378528 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029157    0.000301    0.378829 v _192_/A (sg13g2_xnor2_1)
     1    0.001768    0.027558    0.055635    0.434464 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027558    0.000002    0.434466 v _294_/D (sg13g2_dfrbpq_1)
                                              0.434466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269451   clock uncertainty
                                  0.000000    0.269451   clock reconvergence pessimism
                                 -0.036215    0.233237   library hold time
                                              0.233237   data required time
---------------------------------------------------------------------------------------------
                                              0.233237   data required time
                                             -0.434466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201229   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181172    0.300613 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.047297    0.000005    0.300618 ^ fanout76/A (sg13g2_buf_8)
     7    0.038833    0.032695    0.084561    0.385178 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032697    0.000345    0.385524 ^ _128_/A (sg13g2_inv_2)
     5    0.022012    0.040996    0.047551    0.433075 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040996    0.000147    0.433222 v _293_/D (sg13g2_dfrbpq_1)
                                              0.433222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269441   clock uncertainty
                                  0.000000    0.269441   clock reconvergence pessimism
                                 -0.040473    0.228967   library hold time
                                              0.228967   data required time
---------------------------------------------------------------------------------------------
                                              0.228967   data required time
                                             -0.433222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204255   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029145    0.000343    0.389946 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004569    0.048864    0.095754    0.485700 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048864    0.000023    0.485722 ^ _219_/A (sg13g2_inv_1)
     1    0.003919    0.023689    0.035680    0.521402 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023689    0.000025    0.521427 v _301_/D (sg13g2_dfrbpq_1)
                                              0.521427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269462   clock uncertainty
                                  0.000000    0.269462   clock reconvergence pessimism
                                 -0.034989    0.234473   library hold time
                                              0.234473   data required time
---------------------------------------------------------------------------------------------
                                              0.234473   data required time
                                             -0.521427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286954   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029145    0.000310    0.389912 v _195_/B (sg13g2_xor2_1)
     2    0.009215    0.044101    0.078521    0.468433 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044101    0.000021    0.468454 v _196_/B (sg13g2_xor2_1)
     1    0.002587    0.026733    0.055673    0.524127 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026733    0.000008    0.524136 v _295_/D (sg13g2_dfrbpq_1)
                                              0.524136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269463   clock uncertainty
                                  0.000000    0.269463   clock reconvergence pessimism
                                 -0.035953    0.233510   library hold time
                                              0.233510   data required time
---------------------------------------------------------------------------------------------
                                              0.233510   data required time
                                             -0.524136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290626   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000017    0.305295 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086753    0.141752    0.447047 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086753    0.000165    0.447212 v sign (out)
                                              0.447212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297212   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029144    0.000169    0.389771 v _202_/B (sg13g2_xor2_1)
     2    0.010906    0.049004    0.085796    0.475567 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049004    0.000063    0.475630 v _204_/A (sg13g2_xor2_1)
     1    0.002250    0.025630    0.061041    0.536671 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025630    0.000005    0.536676 v _297_/D (sg13g2_dfrbpq_1)
                                              0.536676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269065   clock uncertainty
                                  0.000000    0.269065   clock reconvergence pessimism
                                 -0.035701    0.233364   library hold time
                                              0.233364   data required time
---------------------------------------------------------------------------------------------
                                              0.233364   data required time
                                             -0.536676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303313   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000166    0.409133 v _210_/A (sg13g2_xnor2_1)
     1    0.006006    0.048951    0.082975    0.492108 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048951    0.000019    0.492126 v _211_/B (sg13g2_xnor2_1)
     1    0.001819    0.027381    0.055402    0.547528 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027381    0.000002    0.547531 v _299_/D (sg13g2_dfrbpq_2)
                                              0.547531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269069   clock uncertainty
                                  0.000000    0.269069   clock reconvergence pessimism
                                 -0.036300    0.232769   library hold time
                                              0.232769   data required time
---------------------------------------------------------------------------------------------
                                              0.232769   data required time
                                             -0.547531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314761   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000084    0.409051 v _199_/B (sg13g2_xnor2_1)
     2    0.009574    0.070103    0.091189    0.500240 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070103    0.000012    0.500252 v _200_/B (sg13g2_xor2_1)
     1    0.001582    0.023819    0.061121    0.561373 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023819    0.000000    0.561374 v _296_/D (sg13g2_dfrbpq_1)
                                              0.561374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000031    0.119086 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269086   clock uncertainty
                                  0.000000    0.269086   clock reconvergence pessimism
                                 -0.035127    0.233960   library hold time
                                              0.233960   data required time
---------------------------------------------------------------------------------------------
                                              0.233960   data required time
                                             -0.561374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327415   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000132    0.409099 v _206_/B (sg13g2_xnor2_1)
     2    0.010091    0.073011    0.093500    0.502599 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073011    0.000029    0.502628 v _208_/A (sg13g2_xor2_1)
     1    0.002650    0.026756    0.071920    0.574548 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026756    0.000009    0.574557 v _298_/D (sg13g2_dfrbpq_1)
                                              0.574557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269065   clock uncertainty
                                  0.000000    0.269065   clock reconvergence pessimism
                                 -0.036058    0.233007   library hold time
                                              0.233007   data required time
---------------------------------------------------------------------------------------------
                                              0.233007   data required time
                                             -0.574557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341550   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000019    0.305297 v _127_/A (sg13g2_inv_1)
     1    0.006713    0.039545    0.046802    0.352099 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039545    0.000067    0.352166 ^ output3/A (sg13g2_buf_2)
     1    0.051934    0.112317    0.143504    0.495671 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112317    0.000363    0.496034 ^ signB (out)
                                              0.496034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.496034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346034   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000083    0.317429 ^ _255_/A (sg13g2_nor4_1)
     1    0.003307    0.034877    0.050444    0.367873 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034877    0.000004    0.367877 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004420    0.062071    0.065616    0.433493 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.062071    0.000023    0.433516 ^ output4/A (sg13g2_buf_2)
     1    0.053823    0.116221    0.157046    0.590561 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.116223    0.000717    0.591278 ^ sine_out[0] (out)
                                              0.591278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.591278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441278   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031177    0.000036    0.402675 ^ _281_/A (sg13g2_nor2_1)
     1    0.010728    0.044047    0.053107    0.455781 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.044049    0.000199    0.455980 v output35/A (sg13g2_buf_2)
     1    0.052155    0.088680    0.140595    0.596575 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088680    0.000391    0.596966 v sine_out[8] (out)
                                              0.596966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446966   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031178    0.000369    0.403008 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004742    0.043385    0.054306    0.457314 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043385    0.000030    0.457344 v output15/A (sg13g2_buf_2)
     1    0.053614    0.090910    0.141737    0.599080 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.090914    0.000662    0.599742 v sine_out[1] (out)
                                              0.599742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.599742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449742   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037930    0.000651    0.391065 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004030    0.036486    0.074854    0.465919 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.036486    0.000018    0.465936 v output12/A (sg13g2_buf_2)
     1    0.051994    0.088380    0.136790    0.602727 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088380    0.000359    0.603085 v sine_out[17] (out)
                                              0.603085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.603085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000305    0.437252 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003294    0.031016    0.048606    0.485858 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.031016    0.000008    0.485866 v output16/A (sg13g2_buf_2)
     1    0.052124    0.088542    0.134283    0.620148 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088543    0.000385    0.620533 v sine_out[20] (out)
                                              0.620533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470533   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000302    0.437249 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004609    0.034315    0.052965    0.490214 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.034315    0.000027    0.490241 v output11/A (sg13g2_buf_2)
     1    0.052025    0.088413    0.135774    0.626016 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088413    0.000365    0.626381 v sine_out[16] (out)
                                              0.626381   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.626381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476381   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000270    0.437216 ^ _160_/A (sg13g2_nor2_1)
     1    0.004367    0.024997    0.059356    0.496572 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024997    0.000022    0.496594 v output14/A (sg13g2_buf_2)
     1    0.052081    0.088434    0.131338    0.627933 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088434    0.000376    0.628309 v sine_out[19] (out)
                                              0.628309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628309   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478309   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067226    0.000302    0.388992 ^ fanout59/A (sg13g2_buf_8)
     8    0.028858    0.029213    0.090425    0.479418 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029213    0.000060    0.479478 ^ _275_/A (sg13g2_nor2_1)
     1    0.005814    0.029674    0.040374    0.519852 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029674    0.000048    0.519900 v output30/A (sg13g2_buf_2)
     1    0.052943    0.089790    0.134455    0.654356 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089792    0.000537    0.654893 v sine_out[3] (out)
                                              0.654893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504893   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000139    0.467577 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003517    0.033365    0.053847    0.521424 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033365    0.000011    0.521435 v output6/A (sg13g2_buf_2)
     1    0.052211    0.088692    0.135501    0.656936 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088692    0.000402    0.657338 v sine_out[11] (out)
                                              0.657338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507338   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000146    0.467584 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003684    0.033783    0.054566    0.522150 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033783    0.000013    0.522163 v output36/A (sg13g2_buf_2)
     1    0.052081    0.088495    0.135573    0.657736 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088495    0.000376    0.658112 v sine_out[9] (out)
                                              0.658112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508112   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000129    0.467567 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003733    0.033906    0.054779    0.522346 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033906    0.000014    0.522359 v output8/A (sg13g2_buf_2)
     1    0.052124    0.088562    0.135675    0.658035 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088563    0.000385    0.658419 v sine_out[13] (out)
                                              0.658419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508419   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000148    0.467586 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.034230    0.055338    0.522924 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.034230    0.000016    0.522940 v output5/A (sg13g2_buf_2)
     1    0.052502    0.089143    0.136211    0.659151 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089144    0.000453    0.659604 v sine_out[10] (out)
                                              0.659604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509604   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.391110 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.469840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000016    0.469856 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003594    0.034410    0.057301    0.527157 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.034410    0.000012    0.527168 v output23/A (sg13g2_buf_2)
     1    0.053247    0.090288    0.137039    0.664207 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090291    0.000599    0.664806 v sine_out[27] (out)
                                              0.664806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514806   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.391110 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.469840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000014    0.469854 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.029164    0.064375    0.534230 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029164    0.000015    0.534245 v output13/A (sg13g2_buf_2)
     1    0.052037    0.088396    0.133304    0.667549 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088397    0.000367    0.667916 v sine_out[18] (out)
                                              0.667916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.667916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517916   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000062    0.468251 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003158    0.039197    0.059283    0.527534 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039197    0.000006    0.527540 v output29/A (sg13g2_buf_2)
     1    0.054504    0.092248    0.140595    0.668135 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.092255    0.000850    0.668985 v sine_out[32] (out)
                                              0.668985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518985   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067226    0.000302    0.388992 ^ fanout59/A (sg13g2_buf_8)
     8    0.028858    0.029213    0.090425    0.479418 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029213    0.000088    0.479506 ^ _212_/A (sg13g2_nor2_1)
     2    0.009540    0.040205    0.049386    0.528892 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040205    0.000074    0.528966 v output26/A (sg13g2_buf_2)
     1    0.053259    0.090345    0.139849    0.668815 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090348    0.000595    0.669410 v sine_out[2] (out)
                                              0.669410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519410   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000063    0.455840 v _284_/A (sg13g2_and2_1)
     1    0.006599    0.030619    0.081726    0.537567 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030619    0.000067    0.537633 v output7/A (sg13g2_buf_2)
     1    0.052167    0.088606    0.134134    0.671767 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088607    0.000393    0.672160 v sine_out[12] (out)
                                              0.672160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522160   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037182    0.000283    0.391823 ^ fanout70/A (sg13g2_buf_8)
     8    0.035195    0.030669    0.078242    0.470065 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030669    0.000145    0.470209 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004660    0.046890    0.066231    0.536440 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046890    0.000028    0.536468 v output28/A (sg13g2_buf_2)
     1    0.053874    0.091333    0.143684    0.680152 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091337    0.000715    0.680868 v sine_out[31] (out)
                                              0.680868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045354    0.000007    0.506993 ^ _278_/A (sg13g2_nor2_1)
     1    0.003830    0.027457    0.041549    0.548543 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027457    0.000015    0.548558 v output33/A (sg13g2_buf_2)
     1    0.052242    0.088699    0.132684    0.681241 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088699    0.000408    0.681649 v sine_out[6] (out)
                                              0.681649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033039    0.000689    0.383608 v _151_/B (sg13g2_nand2_2)
     5    0.018675    0.047387    0.055764    0.439371 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.047387    0.000039    0.439410 ^ _166_/B (sg13g2_nor2_1)
     1    0.002978    0.022688    0.035167    0.474577 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.022688    0.000001    0.474579 v _167_/B (sg13g2_nor2_1)
     1    0.004923    0.057492    0.059943    0.534521 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.057492    0.000032    0.534553 ^ output19/A (sg13g2_buf_2)
     1    0.052632    0.113791    0.153264    0.687817 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.113791    0.000486    0.688303 ^ sine_out[23] (out)
                                              0.688303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538303   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000099    0.507085 ^ _277_/A (sg13g2_nor2_1)
     1    0.005728    0.032467    0.046492    0.553577 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.032467    0.000046    0.553623 v output32/A (sg13g2_buf_2)
     1    0.052254    0.088752    0.135111    0.688734 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088753    0.000411    0.689145 v sine_out[5] (out)
                                              0.689145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000105    0.507091 ^ _279_/A (sg13g2_nor2_1)
     1    0.006235    0.033816    0.047813    0.554904 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.033816    0.000057    0.554962 v output34/A (sg13g2_buf_2)
     1    0.052167    0.088628    0.135675    0.690637 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088629    0.000393    0.691030 v sine_out[7] (out)
                                              0.691030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541030   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000111    0.507097 ^ _276_/A (sg13g2_nor2_1)
     1    0.006377    0.034200    0.048184    0.555280 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.034200    0.000060    0.555340 v output31/A (sg13g2_buf_2)
     1    0.052328    0.088878    0.136020    0.691360 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088879    0.000425    0.691786 v sine_out[4] (out)
                                              0.691786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541786   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000060    0.451205 v _169_/A (sg13g2_nand2_1)
     1    0.004520    0.033173    0.041770    0.492976 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.033173    0.000019    0.492995 ^ _170_/B (sg13g2_nand2_1)
     1    0.005391    0.042235    0.058349    0.551344 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.042235    0.000042    0.551386 v output20/A (sg13g2_buf_2)
     1    0.052675    0.089466    0.140236    0.691622 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.089467    0.000495    0.692117 v sine_out[24] (out)
                                              0.692117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542117   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000074    0.468263 ^ _135_/B (sg13g2_nor2_1)
     1    0.003561    0.020298    0.031150    0.499413 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.020298    0.000008    0.499421 v _174_/A (sg13g2_nand2_1)
     1    0.003404    0.024218    0.030110    0.529531 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024218    0.000004    0.529535 ^ _175_/B (sg13g2_nand2_1)
     1    0.003802    0.033023    0.048589    0.578124 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033023    0.000014    0.578139 v output22/A (sg13g2_buf_2)
     1    0.053334    0.090411    0.136461    0.714599 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.090413    0.000610    0.715209 v sine_out[26] (out)
                                              0.715209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565209   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037925    0.000534    0.390948 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004945    0.024600    0.063955    0.454903 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024600    0.000030    0.454933 v _179_/B (sg13g2_nand2_1)
     2    0.010572    0.054834    0.056225    0.511159 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054835    0.000129    0.511287 ^ _180_/B (sg13g2_nand2_1)
     1    0.006390    0.049714    0.070255    0.581542 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.049714    0.000060    0.581603 v output24/A (sg13g2_buf_2)
     1    0.053290    0.090457    0.144464    0.726066 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090460    0.000601    0.726667 v sine_out[28] (out)
                                              0.726667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.726667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576667   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000088    0.451234 v _144_/A (sg13g2_nand2_1)
     2    0.008130    0.046337    0.053386    0.504619 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046337    0.000025    0.504644 ^ _145_/B (sg13g2_nand2_1)
     1    0.008198    0.058495    0.075097    0.579741 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.058495    0.000110    0.579851 v output9/A (sg13g2_buf_2)
     1    0.052081    0.088665    0.147485    0.727336 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088665    0.000376    0.727712 v sine_out[14] (out)
                                              0.727712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.727712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577712   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031179    0.000491    0.403130 ^ _143_/A (sg13g2_nor2_1)
     2    0.008549    0.037700    0.047841    0.450972 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.037700    0.000020    0.450992 v _147_/A (sg13g2_nand2_1)
     2    0.010401    0.053347    0.056948    0.507939 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053347    0.000114    0.508053 ^ _149_/B (sg13g2_nand2_1)
     1    0.008986    0.063417    0.081124    0.589176 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.063417    0.000134    0.589311 v output10/A (sg13g2_buf_2)
     1    0.052037    0.088632    0.149814    0.739125 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088632    0.000367    0.739492 v sine_out[15] (out)
                                              0.739492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.739492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589492   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.468239 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.556618 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000007    0.556625 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003164    0.027242    0.061448    0.618072 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.027242    0.000006    0.618078 v output25/A (sg13g2_buf_2)
     1    0.053334    0.090372    0.133674    0.751752 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090374    0.000610    0.752362 v sine_out[29] (out)
                                              0.752362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.468239 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.556618 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000006    0.556623 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003906    0.029139    0.060715    0.617338 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029139    0.000015    0.617354 v output27/A (sg13g2_buf_2)
     1    0.053484    0.090614    0.134741    0.752094 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090617    0.000636    0.752730 v sine_out[30] (out)
                                              0.752730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602730   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000140    0.451286 v _152_/B (sg13g2_nor2_2)
     4    0.018928    0.092693    0.097160    0.548445 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.092693    0.000077    0.548522 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.002916    0.027232    0.079862    0.628385 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027232    0.000004    0.628388 v output18/A (sg13g2_buf_2)
     1    0.052588    0.089230    0.132919    0.761307 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089231    0.000477    0.761784 v sine_out[22] (out)
                                              0.761784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611784   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000057    0.463966 v _150_/B (sg13g2_and2_1)
     3    0.010480    0.041957    0.089252    0.553218 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041957    0.000013    0.553230 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003445    0.043193    0.069224    0.622455 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.043193    0.000008    0.622463 ^ output17/A (sg13g2_buf_2)
     1    0.052514    0.113505    0.146054    0.768517 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.113505    0.000463    0.768979 ^ sine_out[21] (out)
                                              0.768979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618979   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009261    0.037117    0.176473    0.295936 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037117    0.000027    0.295964 v fanout71/A (sg13g2_buf_8)
     8    0.047010    0.032346    0.087963    0.383927 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.032348    0.000273    0.384200 v fanout70/A (sg13g2_buf_8)
     8    0.034019    0.027831    0.081193    0.465392 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027831    0.000159    0.465551 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018009    0.096920    0.089732    0.555283 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.096920    0.000030    0.555313 ^ _171_/A (sg13g2_nand2_1)
     1    0.005543    0.049454    0.075837    0.631150 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.049454    0.000042    0.631192 v _172_/B (sg13g2_nand2_1)
     1    0.004754    0.035998    0.048504    0.679696 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035998    0.000029    0.679724 ^ output21/A (sg13g2_buf_2)
     1    0.053290    0.115057    0.143500    0.823224 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115058    0.000601    0.823825 ^ sine_out[25] (out)
                                              0.823825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.823825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673825   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031857    0.000191    0.630025 ^ _226_/A (sg13g2_xor2_1)
     3    0.012391    0.129927    0.146083    0.776108 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.129927    0.000051    0.776159 ^ _240_/B (sg13g2_nand2_1)
     3    0.011821    0.087504    0.120232    0.896391 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.087504    0.000096    0.896486 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025306    0.109745    1.006231 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025306    0.000004    1.006235 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003574    0.076703    0.079219    1.085455 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076703    0.000007    1.085461 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004226    0.053499    0.076225    1.161686 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053499    0.000016    1.161702 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071794    1.233496 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.233511 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059824    0.069335    1.302846 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059824    0.000030    1.302876 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149662    1.452538 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091025    0.000662    1.453200 v sine_out[1] (out)
                                              1.453200   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.453200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396800   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000021    0.792428 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007138    0.083186    0.131283    0.923710 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083186    0.000006    0.923717 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003417    0.079349    0.100431    1.024148 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.079349    0.000010    1.024157 ^ _239_/B (sg13g2_and3_1)
     1    0.003620    0.035247    0.131888    1.156045 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035247    0.000006    1.156051 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004333    0.069626    0.069176    1.225227 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069626    0.000022    1.225249 v output4/A (sg13g2_buf_2)
     1    0.053823    0.091410    0.154586    1.379835 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.091414    0.000717    1.380551 v sine_out[0] (out)
                                              1.380551   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.380551   data arrival time
---------------------------------------------------------------------------------------------
                                              1.469449   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031856    0.000144    0.629978 ^ _132_/A (sg13g2_nand2_2)
     4    0.017559    0.063530    0.068972    0.698951 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.063530    0.000030    0.698981 v _163_/A2 (sg13g2_o21ai_1)
     4    0.020300    0.228265    0.214493    0.913474 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.228265    0.000060    0.913534 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.067094    0.116741    1.030275 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.067094    0.000016    1.030291 v output5/A (sg13g2_buf_2)
     1    0.052502    0.089368    0.152052    1.182343 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089369    0.000453    1.182796 v sine_out[10] (out)
                                              1.182796   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.182796   data arrival time
---------------------------------------------------------------------------------------------
                                              1.667204   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031856    0.000144    0.629978 ^ _132_/A (sg13g2_nand2_2)
     4    0.017559    0.063530    0.068972    0.698951 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.063530    0.000030    0.698981 v _163_/A2 (sg13g2_o21ai_1)
     4    0.020300    0.228265    0.214493    0.913474 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.228265    0.000089    0.913563 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003164    0.074364    0.109016    1.022579 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.074364    0.000006    1.022585 v output25/A (sg13g2_buf_2)
     1    0.053334    0.090691    0.156390    1.178975 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090693    0.000610    1.179585 v sine_out[29] (out)
                                              1.179585   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.179585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670415   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031856    0.000144    0.629978 ^ _132_/A (sg13g2_nand2_2)
     4    0.017559    0.063530    0.068972    0.698951 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.063530    0.000030    0.698981 v _163_/A2 (sg13g2_o21ai_1)
     4    0.020300    0.228265    0.214493    0.913474 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.228265    0.000082    0.913556 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003358    0.065555    0.113902    1.027458 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.065555    0.000008    1.027466 v output17/A (sg13g2_buf_2)
     1    0.052514    0.089378    0.151318    1.178784 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.089379    0.000463    1.179247 v sine_out[21] (out)
                                              1.179247   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.179247   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670754   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000052    0.792459 ^ _147_/B (sg13g2_nand2_1)
     2    0.010017    0.088444    0.130590    0.923049 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088444    0.000102    0.923150 v _275_/B (sg13g2_nor2_1)
     1    0.005902    0.076084    0.087327    1.010478 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.076084    0.000049    1.010527 ^ output30/A (sg13g2_buf_2)
     1    0.052943    0.114483    0.162847    1.173374 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.114484    0.000538    1.173912 ^ sine_out[3] (out)
                                              1.173912   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.173912   data arrival time
---------------------------------------------------------------------------------------------
                                              1.676089   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000008    0.792415 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108828    0.901243 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000104    0.901346 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003246    0.077135    0.097381    0.998727 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077135    0.000006    0.998733 ^ output29/A (sg13g2_buf_2)
     1    0.054504    0.117649    0.165354    1.164087 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117653    0.000851    1.164938 ^ sine_out[32] (out)
                                              1.164938   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.164938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.685062   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000052    0.792459 ^ _147_/B (sg13g2_nand2_1)
     2    0.010017    0.088444    0.130590    0.923049 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088444    0.000108    0.923157 v _149_/B (sg13g2_nand2_1)
     1    0.009074    0.059900    0.078121    1.001278 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.059900    0.000136    1.001414 ^ output10/A (sg13g2_buf_2)
     1    0.052037    0.112592    0.153696    1.155110 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112592    0.000367    1.155478 ^ sine_out[15] (out)
                                              1.155478   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.155478   data arrival time
---------------------------------------------------------------------------------------------
                                              1.694523   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000008    0.792415 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108828    0.901243 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000110    0.901353 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003993    0.063711    0.094668    0.996020 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.063711    0.000016    0.996036 ^ output27/A (sg13g2_buf_2)
     1    0.053484    0.115538    0.157433    1.153469 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115540    0.000636    1.154105 ^ sine_out[30] (out)
                                              1.154105   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.154105   data arrival time
---------------------------------------------------------------------------------------------
                                              1.695895   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031856    0.000144    0.629978 ^ _132_/A (sg13g2_nand2_2)
     4    0.017559    0.063530    0.068972    0.698951 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.063530    0.000030    0.698981 v _163_/A2 (sg13g2_o21ai_1)
     4    0.020300    0.228265    0.214493    0.913474 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.228265    0.000115    0.913589 ^ _276_/B (sg13g2_nor2_1)
     1    0.006377    0.061129    0.086546    1.000135 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.061129    0.000060    1.000195 v output31/A (sg13g2_buf_2)
     1    0.052328    0.089063    0.149000    1.149195 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089064    0.000425    1.149620 v sine_out[4] (out)
                                              1.149620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.149620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.700380   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000008    0.792415 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108828    0.901243 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000033    0.901276 v _278_/B (sg13g2_nor2_1)
     1    0.003918    0.060514    0.071502    0.972777 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.060514    0.000015    0.972792 ^ output33/A (sg13g2_buf_2)
     1    0.052242    0.113009    0.154260    1.127052 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113009    0.000408    1.127460 ^ sine_out[6] (out)
                                              1.127460   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.127460   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722540   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.632545 v _143_/B (sg13g2_nor2_1)
     2    0.008869    0.101938    0.108657    0.741203 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101938    0.000025    0.741228 ^ _144_/B (sg13g2_nand2_1)
     2    0.007747    0.070321    0.092753    0.833981 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070321    0.000032    0.834013 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102777    0.106285    0.940298 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102777    0.000076    0.940375 ^ output26/A (sg13g2_buf_2)
     1    0.053259    0.115257    0.175436    1.115811 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115258    0.000595    1.116406 ^ sine_out[2] (out)
                                              1.116406   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.116406   data arrival time
---------------------------------------------------------------------------------------------
                                              1.733594   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000030    0.538776 ^ _137_/B (sg13g2_nand3_1)
     5    0.020792    0.193532    0.191969    0.730745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193532    0.000104    0.730849 v _138_/B (sg13g2_nor2_1)
     2    0.009873    0.124845    0.140532    0.871382 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.124845    0.000041    0.871422 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003733    0.053004    0.092604    0.964026 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.053004    0.000014    0.964040 v output8/A (sg13g2_buf_2)
     1    0.052124    0.088693    0.144881    1.108921 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088694    0.000385    1.109305 v sine_out[13] (out)
                                              1.109305   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.109305   data arrival time
---------------------------------------------------------------------------------------------
                                              1.740695   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000065    0.602481 v _141_/A (sg13g2_or2_1)
     3    0.010432    0.048202    0.123725    0.726207 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.048202    0.000004    0.726210 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008103    0.118500    0.120461    0.846671 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118500    0.000027    0.846699 ^ _174_/B (sg13g2_nand2_1)
     1    0.003168    0.042090    0.074400    0.921098 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042090    0.000004    0.921102 v _175_/B (sg13g2_nand2_1)
     1    0.003890    0.033093    0.043137    0.964239 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033093    0.000015    0.964253 ^ output22/A (sg13g2_buf_2)
     1    0.053334    0.115135    0.142121    1.106374 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115136    0.000610    1.106984 ^ sine_out[26] (out)
                                              1.106984   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.106984   data arrival time
---------------------------------------------------------------------------------------------
                                              1.743016   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000087    0.602504 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018009    0.210447    0.189903    0.792406 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210447    0.000030    0.792436 ^ _171_/A (sg13g2_nand2_1)
     1    0.005543    0.073046    0.099167    0.891604 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.073046    0.000042    0.891645 v _172_/B (sg13g2_nand2_1)
     1    0.004754    0.042240    0.057181    0.948826 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042240    0.000029    0.948855 ^ output21/A (sg13g2_buf_2)
     1    0.053290    0.115077    0.146582    1.095437 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115078    0.000601    1.096038 ^ sine_out[25] (out)
                                              1.096038   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.096038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.753962   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000030    0.538776 ^ _137_/B (sg13g2_nand3_1)
     5    0.020792    0.193532    0.191969    0.730745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193532    0.000104    0.730849 v _138_/B (sg13g2_nor2_1)
     2    0.009873    0.124845    0.140532    0.871382 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.124845    0.000032    0.871414 ^ _279_/B (sg13g2_nor2_1)
     1    0.006235    0.044621    0.067180    0.938593 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.044621    0.000058    0.938651 v output34/A (sg13g2_buf_2)
     1    0.052167    0.088702    0.140883    1.079534 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088703    0.000393    1.079928 v sine_out[7] (out)
                                              1.079928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.079928   data arrival time
---------------------------------------------------------------------------------------------
                                              1.770073   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022386    0.163341    0.282406 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022386    0.000017    0.282423 v fanout63/A (sg13g2_buf_2)
     5    0.028106    0.054719    0.099101    0.381524 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054719    0.000028    0.381552 v fanout62/A (sg13g2_buf_1)
     4    0.023560    0.079296    0.124050    0.505601 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.079296    0.000132    0.505733 v fanout60/A (sg13g2_buf_8)
     8    0.030136    0.028081    0.102318    0.608051 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000069    0.608120 v _178_/B1 (sg13g2_a21oi_1)
     1    0.005181    0.069926    0.072674    0.680794 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.069926    0.000032    0.680826 ^ _179_/B (sg13g2_nand2_1)
     2    0.010189    0.074046    0.092709    0.773535 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.074046    0.000120    0.773656 v _281_/B (sg13g2_nor2_1)
     1    0.010816    0.110530    0.113534    0.887189 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.110530    0.000201    0.887391 ^ output35/A (sg13g2_buf_2)
     1    0.052155    0.113109    0.176597    1.063987 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113109    0.000391    1.064378 ^ sine_out[8] (out)
                                              1.064378   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.064378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.785622   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.632545 v _143_/B (sg13g2_nor2_1)
     2    0.008869    0.101938    0.108657    0.741203 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101938    0.000025    0.741228 ^ _144_/B (sg13g2_nand2_1)
     2    0.007747    0.070321    0.092753    0.833981 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070321    0.000023    0.834004 v _145_/B (sg13g2_nand2_1)
     1    0.008285    0.053953    0.068029    0.902034 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053953    0.000112    0.902146 ^ output9/A (sg13g2_buf_2)
     1    0.052081    0.112660    0.150815    1.052961 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112660    0.000376    1.053337 ^ sine_out[14] (out)
                                              1.053337   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.053337   data arrival time
---------------------------------------------------------------------------------------------
                                              1.796663   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000030    0.538776 ^ _137_/B (sg13g2_nand3_1)
     5    0.020792    0.193532    0.191969    0.730745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193532    0.000116    0.730861 v _156_/B (sg13g2_nand2b_1)
     2    0.007275    0.075832    0.098419    0.829280 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075832    0.000014    0.829294 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.047807    0.077737    0.907031 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047807    0.000015    0.907046 v output13/A (sg13g2_buf_2)
     1    0.052037    0.088524    0.142290    1.049336 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088525    0.000367    1.049703 v sine_out[18] (out)
                                              1.049703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.049703   data arrival time
---------------------------------------------------------------------------------------------
                                              1.800297   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000030    0.538776 ^ _137_/B (sg13g2_nand3_1)
     5    0.020792    0.193532    0.191969    0.730745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193532    0.000116    0.730861 v _156_/B (sg13g2_nand2b_1)
     2    0.007275    0.075832    0.098419    0.829280 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075832    0.000016    0.829295 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003594    0.046113    0.068303    0.897599 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046113    0.000012    0.897610 v output23/A (sg13g2_buf_2)
     1    0.053247    0.090367    0.142680    1.040290 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090370    0.000599    1.040889 v sine_out[27] (out)
                                              1.040889   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.040889   data arrival time
---------------------------------------------------------------------------------------------
                                              1.809111   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000008    0.512092 v _140_/A (sg13g2_nor2_2)
     5    0.026091    0.121943    0.126778    0.638870 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.121943    0.000145    0.639015 ^ _152_/B (sg13g2_nor2_2)
     4    0.018612    0.058257    0.083993    0.723009 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058257    0.000073    0.723082 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004118    0.121600    0.137161    0.860243 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.121600    0.000018    0.860261 ^ output12/A (sg13g2_buf_2)
     1    0.051994    0.112908    0.180070    1.040331 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112908    0.000359    1.040690 ^ sine_out[17] (out)
                                              1.040690   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.040690   data arrival time
---------------------------------------------------------------------------------------------
                                              1.809310   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000055    0.512139 v fanout72/A (sg13g2_buf_8)
     8    0.034378    0.028544    0.090278    0.602416 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028544    0.000039    0.602456 v _158_/B (sg13g2_nor2_1)
     3    0.012745    0.119942    0.108611    0.711067 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.119942    0.000006    0.711073 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.002974    0.055896    0.087672    0.798745 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055896    0.000001    0.798746 v _160_/B (sg13g2_nor2_1)
     1    0.004455    0.060048    0.067718    0.866464 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060048    0.000023    0.866487 ^ output14/A (sg13g2_buf_2)
     1    0.052081    0.112680    0.153824    1.020311 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112680    0.000376    1.020687 ^ sine_out[19] (out)
                                              1.020687   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.020687   data arrival time
---------------------------------------------------------------------------------------------
                                              1.829313   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000061    0.632478 v _168_/B (sg13g2_nor2_1)
     2    0.009286    0.105025    0.111350    0.743828 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.105025    0.000034    0.743862 ^ _169_/B (sg13g2_nand2_1)
     1    0.004284    0.053456    0.076961    0.820823 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.053456    0.000018    0.820842 v _170_/B (sg13g2_nand2_1)
     1    0.005479    0.040967    0.052287    0.873128 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.040967    0.000043    0.873171 ^ output20/A (sg13g2_buf_2)
     1    0.052675    0.113825    0.145159    1.018330 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113826    0.000495    1.018825 ^ sine_out[24] (out)
                                              1.018825   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.018825   data arrival time
---------------------------------------------------------------------------------------------
                                              1.831175   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000030    0.538776 ^ _137_/B (sg13g2_nand3_1)
     5    0.020792    0.193532    0.191969    0.730745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193532    0.000106    0.730852 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.064879    0.095322    0.826173 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.064879    0.000002    0.826175 ^ _167_/B (sg13g2_nor2_1)
     1    0.004836    0.035075    0.045931    0.872105 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035075    0.000031    0.872137 v output19/A (sg13g2_buf_2)
     1    0.052632    0.089351    0.136742    1.008879 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089352    0.000486    1.009365 v sine_out[23] (out)
                                              1.009365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.009365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.840635   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067225    0.000028    0.388719 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104272    0.138231    0.526950 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104272    0.000003    0.526953 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131373    0.658326 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000225    0.658550 ^ _181_/A (sg13g2_and2_1)
     4    0.014227    0.070844    0.131371    0.789922 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.070844    0.000024    0.789946 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004660    0.048232    0.061996    0.851941 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048232    0.000028    0.851969 v output28/A (sg13g2_buf_2)
     1    0.053874    0.091342    0.144331    0.996300 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091346    0.000715    0.997016 v sine_out[31] (out)
                                              0.997016   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.997016   data arrival time
---------------------------------------------------------------------------------------------
                                              1.852984   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022386    0.163341    0.282406 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022386    0.000017    0.282423 v fanout63/A (sg13g2_buf_2)
     5    0.028106    0.054719    0.099101    0.381524 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054719    0.000028    0.381552 v fanout62/A (sg13g2_buf_1)
     4    0.023560    0.079296    0.124050    0.505601 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.079296    0.000132    0.505733 v fanout60/A (sg13g2_buf_8)
     8    0.030136    0.028081    0.102318    0.608051 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000069    0.608120 v _178_/B1 (sg13g2_a21oi_1)
     1    0.005181    0.069926    0.072674    0.680794 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.069926    0.000032    0.680826 ^ _179_/B (sg13g2_nand2_1)
     2    0.010189    0.074046    0.092709    0.773535 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.074046    0.000123    0.773658 v _180_/B (sg13g2_nand2_1)
     1    0.006477    0.048290    0.063400    0.837058 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.048290    0.000062    0.837119 ^ output24/A (sg13g2_buf_2)
     1    0.053290    0.115096    0.149569    0.986688 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115097    0.000601    0.987289 ^ sine_out[28] (out)
                                              0.987289   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.987289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862711   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067225    0.000028    0.388719 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104272    0.138231    0.526950 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104272    0.000003    0.526953 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131373    0.658326 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000223    0.658549 ^ _150_/A (sg13g2_and2_1)
     3    0.010312    0.056014    0.119224    0.777773 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056014    0.000018    0.777791 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003294    0.046355    0.063807    0.841598 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046355    0.000008    0.841606 v output16/A (sg13g2_buf_2)
     1    0.052124    0.088648    0.141676    0.983282 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088648    0.000385    0.983667 v sine_out[20] (out)
                                              0.983667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.983667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.866334   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067225    0.000028    0.388719 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104272    0.138231    0.526950 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104272    0.000003    0.526953 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131373    0.658326 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000223    0.658549 ^ _150_/A (sg13g2_and2_1)
     3    0.010312    0.056014    0.119224    0.777773 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056014    0.000023    0.777796 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.002916    0.046116    0.062104    0.839900 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046116    0.000004    0.839903 v output18/A (sg13g2_buf_2)
     1    0.052588    0.089359    0.142021    0.981925 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089360    0.000478    0.982402 v sine_out[22] (out)
                                              0.982402   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.982402   data arrival time
---------------------------------------------------------------------------------------------
                                              1.867598   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000008    0.512092 v _140_/A (sg13g2_nor2_2)
     5    0.026091    0.121943    0.126778    0.638870 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.121943    0.000145    0.639015 ^ _152_/B (sg13g2_nor2_2)
     4    0.018612    0.058257    0.083993    0.723009 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058257    0.000019    0.723028 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003604    0.067394    0.084857    0.807885 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067394    0.000011    0.807896 ^ output6/A (sg13g2_buf_2)
     1    0.052211    0.112969    0.157617    0.965513 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112969    0.000402    0.965915 ^ sine_out[11] (out)
                                              0.965915   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.965915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.884085   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000156    0.391077 v fanout73/A (sg13g2_buf_2)
     5    0.025024    0.051015    0.121007    0.512084 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051015    0.000008    0.512092 v _140_/A (sg13g2_nor2_2)
     5    0.026091    0.121943    0.126778    0.638870 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.121943    0.000145    0.639015 ^ _152_/B (sg13g2_nor2_2)
     4    0.018612    0.058257    0.083993    0.723009 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058257    0.000068    0.723077 v _277_/B (sg13g2_nor2_1)
     1    0.005815    0.070343    0.076885    0.799962 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.070343    0.000047    0.800009 ^ output32/A (sg13g2_buf_2)
     1    0.052254    0.113067    0.159129    0.959138 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.113067    0.000411    0.959548 ^ sine_out[5] (out)
                                              0.959548   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.959548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.890452   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000045    0.632463 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004696    0.071427    0.105056    0.737519 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.071427    0.000028    0.737547 ^ output11/A (sg13g2_buf_2)
     1    0.052025    0.112605    0.159373    0.896919 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112605    0.000365    0.897284 ^ sine_out[16] (out)
                                              0.897284   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.897284   data arrival time
---------------------------------------------------------------------------------------------
                                              1.952716   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022386    0.163341    0.282406 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022386    0.000017    0.282423 v fanout63/A (sg13g2_buf_2)
     5    0.028106    0.054719    0.099101    0.381524 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054720    0.000298    0.381821 v fanout59/A (sg13g2_buf_8)
     8    0.028685    0.026809    0.090054    0.471876 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026809    0.000089    0.471964 v _130_/A (sg13g2_nor2_1)
     2    0.012131    0.115034    0.109852    0.581816 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.115034    0.000064    0.581880 ^ _284_/A (sg13g2_and2_1)
     1    0.006686    0.041934    0.121255    0.703135 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.041934    0.000068    0.703203 ^ output7/A (sg13g2_buf_2)
     1    0.052167    0.112797    0.144991    0.848194 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112797    0.000393    0.848587 ^ sine_out[12] (out)
                                              0.848587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.848587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.001413   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000031    0.119086 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012692    0.047182    0.184649    0.303736 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047182    0.000025    0.303760 v fanout68/A (sg13g2_buf_8)
     8    0.035663    0.028840    0.088867    0.392627 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028841    0.000252    0.392879 v _125_/A (sg13g2_inv_2)
     3    0.018794    0.045552    0.047032    0.439911 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.045553    0.000144    0.440055 ^ fanout52/A (sg13g2_buf_8)
     8    0.036572    0.031640    0.082872    0.522927 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031640    0.000021    0.522948 ^ _161_/A (sg13g2_nand2_2)
     3    0.013759    0.052834    0.060232    0.583180 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052834    0.000010    0.583190 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003772    0.068676    0.083856    0.667047 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068676    0.000013    0.667060 ^ output36/A (sg13g2_buf_2)
     1    0.052081    0.112709    0.158085    0.825145 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112709    0.000376    0.825521 ^ sine_out[9] (out)
                                              0.825521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.825521   data arrival time
---------------------------------------------------------------------------------------------
                                              2.024479   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013333    0.064494    0.194229    0.313678 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.064494    0.000020    0.313698 ^ _127_/A (sg13g2_inv_1)
     1    0.006625    0.034052    0.048459    0.362157 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034052    0.000066    0.362223 v output3/A (sg13g2_buf_2)
     1    0.051934    0.088276    0.135547    0.497770 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.088276    0.000363    0.498133 v signB (out)
                                              0.498133   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.498133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.351867   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013333    0.064494    0.194229    0.313678 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.064494    0.000018    0.313696 ^ output2/A (sg13g2_buf_2)
     1    0.050875    0.110249    0.154469    0.468165 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110249    0.000165    0.468329 ^ sign (out)
                                              0.468329   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.468329   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381671   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000104    0.391025 v _191_/A (sg13g2_xnor2_1)
     2    0.009489    0.080308    0.134565    0.525591 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080308    0.000014    0.525604 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010891    0.147518    0.153638    0.679242 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147518    0.000049    0.679291 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098800    0.131060    0.810351 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098800    0.000024    0.810375 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166230    0.976605 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000078    0.976683 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009624    0.088681    0.126192    1.102875 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088681    0.000031    1.102907 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006437    0.107641    0.124584    1.227491 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.107641    0.000017    1.227508 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001799    0.057609    0.109400    1.336908 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.057609    0.000002    1.336910 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.336910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    5.119056 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    5.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969069   clock uncertainty
                                  0.000000    4.969069   clock reconvergence pessimism
                                 -0.124428    4.844641   library setup time
                                              4.844641   data required time
---------------------------------------------------------------------------------------------
                                              4.844641   data required time
                                             -1.336910   data arrival time
---------------------------------------------------------------------------------------------
                                              3.507731   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000104    0.391025 v _191_/A (sg13g2_xnor2_1)
     2    0.009489    0.080308    0.134565    0.525591 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080308    0.000014    0.525604 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010891    0.147518    0.153638    0.679242 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147518    0.000049    0.679291 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098800    0.131060    0.810351 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098800    0.000024    0.810375 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166230    0.976605 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000078    0.976683 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009624    0.088681    0.126192    1.102875 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088681    0.000025    1.102901 v _208_/B (sg13g2_xor2_1)
     1    0.002650    0.053294    0.113589    1.216490 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053294    0.000009    1.216498 v _298_/D (sg13g2_dfrbpq_1)
                                              1.216498   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    5.119056 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    5.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969065   clock uncertainty
                                  0.000000    4.969065   clock reconvergence pessimism
                                 -0.124047    4.845018   library setup time
                                              4.845018   data required time
---------------------------------------------------------------------------------------------
                                              4.845018   data required time
                                             -1.216498   data arrival time
---------------------------------------------------------------------------------------------
                                              3.628519   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.632545 v _143_/B (sg13g2_nor2_1)
     2    0.008869    0.101938    0.108657    0.741203 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101938    0.000025    0.741228 ^ _144_/B (sg13g2_nand2_1)
     2    0.007747    0.070321    0.092753    0.833981 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070321    0.000032    0.834013 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102777    0.106285    0.940298 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102777    0.000055    0.940353 ^ _213_/C (sg13g2_nand3_1)
     2    0.010185    0.107376    0.142291    1.082644 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107376    0.000056    1.082700 v _214_/B (sg13g2_xnor2_1)
     1    0.002521    0.039353    0.113222    1.195922 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039353    0.000008    1.195930 v _300_/D (sg13g2_dfrbpq_1)
                                              1.195930   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    5.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969449   clock uncertainty
                                  0.000000    4.969449   clock reconvergence pessimism
                                 -0.118906    4.850543   library setup time
                                              4.850543   data required time
---------------------------------------------------------------------------------------------
                                              4.850543   data required time
                                             -1.195930   data arrival time
---------------------------------------------------------------------------------------------
                                              3.654613   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.463991 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.632417 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.632545 v _143_/B (sg13g2_nor2_1)
     2    0.008869    0.101938    0.108657    0.741203 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101938    0.000025    0.741228 ^ _144_/B (sg13g2_nand2_1)
     2    0.007747    0.070321    0.092753    0.833981 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070321    0.000032    0.834013 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102777    0.106285    0.940298 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102777    0.000055    0.940353 ^ _213_/C (sg13g2_nand3_1)
     2    0.010185    0.107376    0.142291    1.082644 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107376    0.000040    1.082684 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004569    0.081221    0.067751    1.150435 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.081221    0.000023    1.150458 ^ _219_/A (sg13g2_inv_1)
     1    0.003919    0.029657    0.045294    1.195752 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.029657    0.000025    1.195777 v _301_/D (sg13g2_dfrbpq_1)
                                              1.195777   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    5.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969462   clock uncertainty
                                  0.000000    4.969462   clock reconvergence pessimism
                                 -0.115413    4.854050   library setup time
                                              4.854050   data required time
---------------------------------------------------------------------------------------------
                                              4.854050   data required time
                                             -1.195777   data arrival time
---------------------------------------------------------------------------------------------
                                              3.658273   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000104    0.391025 v _191_/A (sg13g2_xnor2_1)
     2    0.009489    0.080308    0.134565    0.525591 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080308    0.000014    0.525604 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010891    0.147518    0.153638    0.679242 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147518    0.000049    0.679291 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098800    0.131060    0.810351 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098800    0.000024    0.810375 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166230    0.976605 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000073    0.976678 ^ _204_/B (sg13g2_xor2_1)
     1    0.002229    0.054144    0.125715    1.102393 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054144    0.000005    1.102398 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.102398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    5.119056 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    5.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969065   clock uncertainty
                                  0.000000    4.969065   clock reconvergence pessimism
                                 -0.123497    4.845568   library setup time
                                              4.845568   data required time
---------------------------------------------------------------------------------------------
                                              4.845568   data required time
                                             -1.102398   data arrival time
---------------------------------------------------------------------------------------------
                                              3.743170   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000104    0.391025 v _191_/A (sg13g2_xnor2_1)
     2    0.009489    0.080308    0.134565    0.525591 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080308    0.000014    0.525604 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010891    0.147518    0.153638    0.679242 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147518    0.000049    0.679291 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098800    0.131060    0.810351 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098800    0.000005    0.810356 v _200_/A (sg13g2_xor2_1)
     1    0.001582    0.048978    0.118760    0.929116 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048978    0.000000    0.929116 v _296_/D (sg13g2_dfrbpq_1)
                                              0.929116   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    5.119056 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000031    5.119087 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969087   clock uncertainty
                                  0.000000    4.969087   clock reconvergence pessimism
                                 -0.122492    4.846594   library setup time
                                              4.846594   data required time
---------------------------------------------------------------------------------------------
                                              4.846594   data required time
                                             -0.929116   data arrival time
---------------------------------------------------------------------------------------------
                                              3.917478   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004255    0.023098    0.164228    0.283679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023098    0.000024    0.283703 v fanout74/A (sg13g2_buf_1)
     5    0.022359    0.077084    0.107218    0.390921 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077084    0.000104    0.391025 v _191_/A (sg13g2_xnor2_1)
     2    0.009489    0.080308    0.134565    0.525591 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080308    0.000014    0.525604 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010891    0.147518    0.153638    0.679242 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147518    0.000049    0.679291 ^ _196_/A (sg13g2_xor2_1)
     1    0.002566    0.060276    0.134368    0.813659 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.060276    0.000008    0.813667 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.813667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    5.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969463   clock uncertainty
                                  0.000000    4.969463   clock reconvergence pessimism
                                 -0.125420    4.844044   library setup time
                                              4.844044   data required time
---------------------------------------------------------------------------------------------
                                              4.844044   data required time
                                             -0.813667   data arrival time
---------------------------------------------------------------------------------------------
                                              4.030376   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000107    0.405871 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009905    0.115880    0.137180    0.543051 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.115880    0.000006    0.543057 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001748    0.061644    0.107937    0.650994 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.061644    0.000002    0.650996 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.650996   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000022    5.119452 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969451   clock uncertainty
                                  0.000000    4.969451   clock reconvergence pessimism
                                 -0.125864    4.843588   library setup time
                                              4.843588   data required time
---------------------------------------------------------------------------------------------
                                              4.843588   data required time
                                             -0.650996   data arrival time
---------------------------------------------------------------------------------------------
                                              4.192592   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174789    0.294229 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036198    0.000005    0.294234 v fanout76/A (sg13g2_buf_8)
     7    0.037697    0.029157    0.084294    0.378528 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029158    0.000335    0.378863 v _128_/A (sg13g2_inv_2)
     5    0.022248    0.052420    0.052392    0.431255 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052420    0.000149    0.431405 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.431405   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    5.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969441   clock uncertainty
                                  0.000000    4.969441   clock reconvergence pessimism
                                 -0.122868    4.846573   library setup time
                                              4.846573   data required time
---------------------------------------------------------------------------------------------
                                              4.846573   data required time
                                             -0.431405   data arrival time
---------------------------------------------------------------------------------------------
                                              4.415168   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031857    0.000191    0.630025 ^ _226_/A (sg13g2_xor2_1)
     3    0.012391    0.129927    0.146083    0.776108 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.129927    0.000051    0.776159 ^ _240_/B (sg13g2_nand2_1)
     3    0.011821    0.087504    0.120232    0.896391 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.087504    0.000096    0.896486 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025306    0.109745    1.006231 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025306    0.000004    1.006235 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003574    0.076703    0.079219    1.085455 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076703    0.000007    1.085461 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004226    0.053499    0.076225    1.161686 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053499    0.000016    1.161702 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071794    1.233496 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.233511 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059824    0.069335    1.302846 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059824    0.000030    1.302876 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149662    1.452538 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091025    0.000662    1.453200 v sine_out[1] (out)
                                              1.453200   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.453200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396800   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.431320e-05 0.000000e+00 4.462118e-09 9.431766e-05  59.9%
Combinational        6.049868e-07 1.480793e-06 3.890348e-08 2.124683e-06   1.3%
Clock                4.460552e-05 1.637143e-05 2.141074e-09 6.097909e-05  38.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395237e-04 1.785222e-05 4.550666e-08 1.574214e-04 100.0%
                            88.6%        11.3%         0.0%
Writing metric power__internal__total: 0.0001395237195538357
Writing metric power__switching__total: 1.785222048056312e-5
Writing metric power__leakage__total: 4.5506656221050434e-8
Writing metric power__total: 0.0001574214402353391

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15039719895163858
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119065 source latency _298_/CLK ^
-0.119462 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150397 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1503982120301772
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119463 source latency _295_/CLK ^
-0.119065 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150398 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.13964219065216613
nom_typ_1p20V_25C: 0.13964219065216613
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.3968003815614598
nom_typ_1p20V_25C: 1.3968003815614598
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.139642
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.507731
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119065         network latency _297_/CLK
        0.119463 network latency _295_/CLK
---------------
0.119065 0.119463 latency
        0.000398 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131103         network latency _298_/CLK
        0.131343 network latency _295_/CLK
---------------
0.131103 0.131343 latency
        0.000240 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.49 fmax = 670.12
%OL_END_REPORT
