Classic Timing Analyzer report for main
Sat Jul 05 23:26:30 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
  6. Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Type                                                 ; Slack    ; Required Time                    ; Actual Time                      ; From                                                                                                                                            ; To                                            ; From Clock                            ; To Clock                              ; Failed Paths ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Worst-case tsu                                       ; 0.633 ns ; 2.200 ns                         ; 1.567 ns                         ; rama_d[8]                                                                                                                                       ; sram_ctrl:sram_ctrl|mem_readdata[24]          ; --                                    ; clk                                   ; 0            ;
; Worst-case tco                                       ; 1.256 ns ; 3.000 ns                         ; 1.744 ns                         ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1                                                                                                      ; ramb_a[0]                                     ; clk                                   ; --                                    ; 0            ;
; Worst-case th                                        ; N/A      ; None                             ; -1.109 ns                        ; ramb_d[15]                                                                                                                                      ; sram_ctrl:sram_ctrl|mem_readdata[15]          ; --                                    ; clk                                   ; 0            ;
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' ; 0.131 ns ; 80.00 MHz ( period = 12.500 ns ) ; 80.85 MHz ( period = 12.369 ns ) ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[2]        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'  ; 0.633 ns ; 80.00 MHz ( period = 12.500 ns ) ; N/A                              ; yari:yari_inst|stage_I:stI|pending_synci_a[1]                                                                                                   ; yari:yari_inst|stage_I:stI|pending_synci_a[1] ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                         ;          ;                                  ;                                  ;                                                                                                                                                 ;                                               ;                                       ;                                       ; 0            ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                 ;
+---------------------------------------------------------------------+--------------------+------+----------+-------------+
; Option                                                              ; Setting            ; From ; To       ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----------+-------------+
; Device Name                                                         ; EP1C12Q240C6       ;      ;          ;             ;
; Timing Models                                                       ; Final              ;      ;          ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;          ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;          ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;          ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;          ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;          ;             ;
; tsu Requirement                                                     ; 5 ns               ;      ;          ;             ;
; tco Requirement                                                     ; 10 ns              ;      ;          ;             ;
; Ignore Clock Settings                                               ; On                 ;      ;          ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;          ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;          ;             ;
; Enable Clock Latency                                                ; On                 ;      ;          ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;          ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;          ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;          ;             ;
; Number of paths to report                                           ; 200                ;      ;          ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;          ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;          ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;          ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;          ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;          ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;          ;             ;
; tsu Requirement                                                     ; 2.2 ns             ;      ; ram*_d   ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_a   ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_d   ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_n*b ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_ncs ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_noe ;             ;
; tco Requirement                                                     ; 3 ns               ;      ; ram*_nwe ;             ;
+---------------------------------------------------------------------+--------------------+------+----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                     ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pll:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 80.0 MHz         ; -1.580 ns     ; -1.580 ns    ; clk      ; 4                     ; 1                   ; AUTO   ;              ;
; clk                                   ;                    ; User Pin   ; 20.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                            ; To                                                         ; From Clock                            ; To Clock                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.131 ns                                ; 80.85 MHz ( period = 12.369 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[11]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.834 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[30]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[24]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[23]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[28]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[26]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[22]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[29]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[25]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.132 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[27]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.833 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.197 ns                                ; 81.28 MHz ( period = 12.303 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.919 ns                 ; 11.722 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.216 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_restart_pc[6]_RTM0513_RTM1629 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.749 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.218 ns                                ; 81.42 MHz ( period = 12.282 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_restart_pc[7]_RTM0512_RTM1632 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.747 ns               ;
; 0.239 ns                                ; 81.56 MHz ( period = 12.261 ns )                    ; yari:yari_inst|stage_X:stX|x_fn[2]~409                                                                                                          ; yari:yari_inst|stage_X:stX|x_synci_a[27]                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.316 ns                 ; 12.077 ns               ;
; 0.267 ns                                ; 81.75 MHz ( period = 12.233 ns )                    ; yari:yari_inst|stage_X:stX|x_fn[2]~409                                                                                                          ; yari:yari_inst|stage_X:stX|x_synci_a[29]                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.316 ns                 ; 12.049 ns               ;
; 0.276 ns                                ; 81.81 MHz ( period = 12.224 ns )                    ; yari:yari_inst|stage_X:stX|x_fn[2]~436                                                                                                          ; yari:yari_inst|stage_X:stX|x_synci_a[27]                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.316 ns                 ; 12.040 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[10]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[9]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_target[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; 0.295 ns                                ; 81.93 MHz ( period = 12.205 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ram_block1a14~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_target[7]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 11.965 ns                 ; 11.670 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                 ;                                                            ;                                       ;                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                        ; To                                                          ; From Clock                            ; To Clock                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[1]               ; yari:yari_inst|stage_I:stI|pending_synci_a[1]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[0]               ; yari:yari_inst|stage_I:stI|pending_synci_a[0]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rs[1]                          ; yari:yari_inst|stage_D:stD|d_rs[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rs[0]                          ; yari:yari_inst|stage_D:stD|d_rs[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rs[2]                          ; yari:yari_inst|stage_D:stD|d_rs[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rs[3]                          ; yari:yari_inst|stage_D:stD|d_rs[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rt[2]                          ; yari:yari_inst|stage_D:stD|d_rt[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rd[0]                          ; yari:yari_inst|stage_D:stD|d_rd[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rd[1]                          ; yari:yari_inst|stage_D:stD|d_rd[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rd[2]                          ; yari:yari_inst|stage_D:stD|d_rd[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rd[3]                          ; yari:yari_inst|stage_D:stD|d_rd[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[4]                      ; yari:yari_inst|stage_D:stD|d_opcode[4]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[0]                      ; yari:yari_inst|stage_D:stD|d_opcode[0]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_fn[1]                          ; yari:yari_inst|stage_D:stD|d_fn[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_sa[4]                          ; yari:yari_inst|stage_D:stD|d_sa[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_sa[3]                          ; yari:yari_inst|stage_D:stD|d_sa[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_sa[2]                          ; yari:yari_inst|stage_D:stD|d_sa[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_sa[1]                          ; yari:yari_inst|stage_D:stD|d_sa[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_sa[0]                          ; yari:yari_inst|stage_D:stD|d_sa[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_fn[5]                          ; yari:yari_inst|stage_D:stD|d_fn[5]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_fn[4]                          ; yari:yari_inst|stage_D:stD|d_fn[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_rd[4]                          ; yari:yari_inst|stage_D:stD|d_rd[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_fn[2]                          ; yari:yari_inst|stage_D:stD|d_fn[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_simm[0]                        ; yari:yari_inst|stage_D:stD|d_simm[0]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_fn[3]                          ; yari:yari_inst|stage_D:stD|d_fn[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[3]                      ; yari:yari_inst|stage_D:stD|d_opcode[3]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[5]                      ; yari:yari_inst|stage_D:stD|d_opcode[5]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[2]                      ; yari:yari_inst|stage_D:stD|d_opcode[2]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_D:stD|d_opcode[1]                      ; yari:yari_inst|stage_D:stD|d_opcode[1]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_I:stI|lfsr[6]                          ; yari:yari_inst|stage_I:stI|lfsr[7]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; yari:yari_inst|initialized[3]                               ; yari:yari_inst|initialized[4]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_D:stD|d_pc[17]                         ; yari:yari_inst|stage_X:stX|x_pc[17]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.663 ns                                ; yari:yari_inst|stage_D:stD|d_pc[31]                         ; yari:yari_inst|stage_X:stX|x_pc[31]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.664 ns                                ; yari:yari_inst|initialized[4]                               ; yari:yari_inst|initialized[5]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; yari:yari_inst|stage_D:stD|d_pc[23]                         ; yari:yari_inst|stage_X:stX|x_pc[23]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.666 ns                                ; yari:yari_inst|stage_I:stI|lfsr[27]                         ; yari:yari_inst|stage_I:stI|lfsr[28]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; yari:yari_inst|initialized[1]                               ; yari:yari_inst|initialized[2]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; rs232in:rs232in_inst|shift_in[5]                            ; rs232in:rs232in_inst|received_data[4]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; yari:yari_inst|stage_I:stI|lfsr[31]                         ; yari:yari_inst|stage_I:stI|lfsr[32]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[5]                          ; yari:yari_inst|stage_I:stI|lfsr[6]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[20]                         ; yari:yari_inst|stage_I:stI|lfsr[21]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[21]                         ; yari:yari_inst|stage_I:stI|lfsr[22]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[26]                         ; yari:yari_inst|stage_I:stI|lfsr[27]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[15]                         ; yari:yari_inst|stage_I:stI|lfsr[16]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|initialized[0]                               ; yari:yari_inst|initialized[1]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_X:stX|div_hi[18]                       ; yari:yari_inst|stage_X:stX|div_hi[18]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_X:stX|div_hi[25]                       ; yari:yari_inst|stage_X:stX|div_hi[25]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[24]                         ; yari:yari_inst|stage_I:stI|lfsr[25]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[25]                         ; yari:yari_inst|stage_I:stI|lfsr[26]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[14]                         ; yari:yari_inst|stage_I:stI|lfsr[15]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_D:stD|d_pc[10]                         ; yari:yari_inst|stage_X:stX|x_pc[10]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.670 ns                                ; yari:yari_inst|stage_I:stI|lfsr[9]                          ; yari:yari_inst|stage_I:stI|lfsr[10]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; yari:yari_inst|stage_I:stI|lfsr[16]                         ; yari:yari_inst|stage_I:stI|lfsr[17]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; rs232in:rs232in_inst|shift_in[1]                            ; rs232in:rs232in_inst|received_data[0]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.671 ns                                ; yari:yari_inst|stage_D:stD|d_pc[25]                         ; yari:yari_inst|stage_X:stX|x_pc[25]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.672 ns                                ; yari:yari_inst|initialized[6]                               ; yari:yari_inst|initialized[7]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; yari:yari_inst|stage_X:stX|div_hi[0]                        ; yari:yari_inst|stage_X:stX|div_hi[0]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; yari:yari_inst|stage_X:stX|div_hi[31]                       ; yari:yari_inst|stage_X:stX|div_hi[31]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.673 ns                                ; yari:yari_inst|stage_I:stI|lfsr[11]                         ; yari:yari_inst|stage_I:stI|lfsr[12]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.673 ns                                ; yari:yari_inst|initialized[7]                               ; yari:yari_inst|initialized[8]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.674 ns                                ; rs232in:rs232in_inst|count[3]                               ; rs232in:rs232in_inst|count[3]                               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.513 ns                 ;
; 0.676 ns                                ; yari:yari_inst|stage_I:stI|lfsr[2]                          ; yari:yari_inst|stage_I:stI|lfsr[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.676 ns                                ; yari:yari_inst|stage_D:stD|d_pc[13]                         ; yari:yari_inst|stage_X:stX|x_pc[13]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.676 ns                                ; yari:yari_inst|stage_D:stD|d_pc[19]                         ; yari:yari_inst|stage_X:stX|x_pc[19]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.677 ns                                ; rs232in:rs232in_inst|shift_in[6]                            ; rs232in:rs232in_inst|received_data[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.677 ns                                ; rs232in:rs232in_inst|shift_in[6]                            ; rs232in:rs232in_inst|shift_in[5]                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.679 ns                                ; rs232in:rs232in_inst|shift_in[4]                            ; rs232in:rs232in_inst|shift_in[3]                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.518 ns                 ;
; 0.680 ns                                ; rs232in:rs232in_inst|shift_in[3]                            ; rs232in:rs232in_inst|shift_in[2]                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.681 ns                                ; yari:yari_inst|stage_M:stM|lfsr[1]                          ; yari:yari_inst|stage_I:stI|lfsr[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; rs232in:rs232in_inst|shift_in[4]                            ; rs232in:rs232in_inst|received_data[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; yari:yari_inst|stage_X:stX|div_hi[2]                        ; yari:yari_inst|stage_X:stX|div_hi[2]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; yari:yari_inst|stage_M:stM|lfsr[1]                          ; yari:yari_inst|stage_I:stI|fill_set[1]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.682 ns                                ; rs232in:rs232in_inst|shift_in[3]                            ; rs232in:rs232in_inst|received_data[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.682 ns                                ; yari:yari_inst|stage_X:stX|div_hi[9]                        ; yari:yari_inst|stage_X:stX|div_hi[9]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.682 ns                                ; yari:yari_inst|stage_X:stX|div_hi[11]                       ; yari:yari_inst|stage_X:stX|div_hi[11]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.683 ns                                ; yari:yari_inst|stage_X:stX|div_hi[27]                       ; yari:yari_inst|stage_X:stX|div_hi[27]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.687 ns                                ; yari:yari_inst|stage_X:stX|div_hi[7]                        ; yari:yari_inst|stage_X:stX|div_hi[7]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.526 ns                 ;
; 0.688 ns                                ; yari:yari_inst|stage_X:stX|div_hi[20]                       ; yari:yari_inst|stage_X:stX|div_hi[20]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.527 ns                 ;
; 0.688 ns                                ; yari:yari_inst|stage_X:stX|div_hi[13]                       ; yari:yari_inst|stage_X:stX|div_hi[13]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.527 ns                 ;
; 0.688 ns                                ; yari:yari_inst|stage_X:stX|div_hi[24]                       ; yari:yari_inst|stage_X:stX|div_hi[24]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.527 ns                 ;
; 0.689 ns                                ; yari:yari_inst|stage_X:stX|div_hi[19]                       ; yari:yari_inst|stage_X:stX|div_hi[19]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.528 ns                 ;
; 0.689 ns                                ; yari:yari_inst|stage_X:stX|div_hi[6]                        ; yari:yari_inst|stage_X:stX|div_hi[6]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.528 ns                 ;
; 0.690 ns                                ; yari:yari_inst|stage_X:stX|div_hi[28]                       ; yari:yari_inst|stage_X:stX|div_hi[28]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.529 ns                 ;
; 0.691 ns                                ; yari:yari_inst|stage_I:stI|i_npc[0]                         ; yari:yari_inst|stage_I:stI|i2_pc[0]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.530 ns                 ;
; 0.693 ns                                ; yari:yari_inst|stage_X:stX|div_hi[26]                       ; yari:yari_inst|stage_X:stX|div_hi[26]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.532 ns                 ;
; 0.793 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[0]              ; yari:yari_inst|stage_X:stX|perf_mult_hazard[0]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.632 ns                 ;
; 0.793 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[5]_RTM0514_RTM1627  ; yari:yari_inst|stage_D:stD|d_restart_pc[5]_RTM0514_RTM1627  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.632 ns                 ;
; 0.794 ns                                ; yari:yari_inst|stage_D:stD|d_pc[26]                         ; yari:yari_inst|stage_X:stX|x_pc[26]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.794 ns                                ; rs232:rs232_inst|rd_data[26]                                ; yari:yari_inst|stage_M:stM|uncached_data[26]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.794 ns                                ; yari:yari_inst|stage_M:stM|fill_wi[0]                       ; yari:yari_inst|stage_M:stM|fill_wi[0]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.794 ns                                ; rst_counter[26]                                             ; rst_counter[26]                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_I:stI|lfsr[30]                         ; yari:yari_inst|stage_I:stI|lfsr[31]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[21]                    ; yari:yari_inst|stage_I:stI|pending_synci_a[21]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_D:stD|d_pc[16]                         ; yari:yari_inst|stage_X:stX|x_pc[16]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; rs232:rs232_inst|rd_data[16]                                ; yari:yari_inst|stage_M:stM|uncached_data[16]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; rs232:rs232_inst|rd_data[23]                                ; yari:yari_inst|stage_M:stM|uncached_data[23]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[25]_RTM0535_RTM1563 ; yari:yari_inst|stage_D:stD|d_restart_pc[25]_RTM0535_RTM1564 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.796 ns                                ; yari:yari_inst|stage_I:stI|lfsr[23]                         ; yari:yari_inst|stage_I:stI|lfsr[24]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.797 ns                                ; yari:yari_inst|stage_I:stI|lfsr[13]                         ; yari:yari_inst|stage_I:stI|lfsr[14]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; rs232:rs232_inst|rd_data[7]                                 ; yari:yari_inst|stage_M:stM|uncached_data[7]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_I:stI|lfsr[7]                          ; yari:yari_inst|stage_I:stI|lfsr[8]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_I:stI|lfsr[10]                         ; yari:yari_inst|stage_I:stI|lfsr[11]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[21]              ; yari:yari_inst|stage_X:stX|perf_div_hazard[21]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; rs232:rs232_inst|rd_data[27]                                ; yari:yari_inst|stage_M:stM|uncached_data[27]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; rs232:rs232_inst|rd_data[11]                                ; yari:yari_inst|stage_M:stM|uncached_data[11]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; rs232:rs232_inst|rd_data[3]                                 ; yari:yari_inst|stage_M:stM|uncached_data[3]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.800 ns                                ; rs232out:rs232out_inst|shift_out[6]                         ; rs232out:rs232out_inst|shift_out[5]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_I:stI|lfsr[12]                         ; yari:yari_inst|stage_I:stI|lfsr[13]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; rs232:rs232_inst|rd_data[2]                                 ; yari:yari_inst|stage_M:stM|uncached_data[2]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_X:stX|x_special[15]                    ; yari:yari_inst|stage_X:stX|x_special[15]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[28]_RTM0523_RTM1599 ; yari:yari_inst|stage_D:stD|d_restart_pc[28]_RTM0523_RTM1600 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_I:stI|lfsr[17]                         ; yari:yari_inst|stage_I:stI|lfsr[18]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232out:rs232out_inst|shift_out[3]                         ; rs232out:rs232out_inst|shift_out[2]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232:rs232_inst|rd_data[29]                                ; yari:yari_inst|stage_M:stM|uncached_data[29]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232:rs232_inst|rd_data[9]                                 ; yari:yari_inst|stage_M:stM|uncached_data[9]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[24]_RTM0519_RTM1612 ; yari:yari_inst|stage_D:stD|d_restart_pc[24]_RTM0519_RTM1612 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[16]_RTM0525_RTM1593 ; yari:yari_inst|stage_D:stD|d_restart_pc[16]_RTM0525_RTM1594 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[29]_RTM0531_RTM1575 ; yari:yari_inst|stage_D:stD|d_restart_pc[29]_RTM0531_RTM1576 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.803 ns                                ; rs232out:rs232out_inst|shift_out[8]                         ; rs232out:rs232out_inst|shift_out[7]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[15]_RTM0532_RTM1572 ; yari:yari_inst|stage_D:stD|d_restart_pc[15]_RTM0532_RTM1573 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[0]                ; yari:yari_inst|stage_I:stI|tag_write_data[0]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|lfsr[29]                         ; yari:yari_inst|stage_I:stI|lfsr[30]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; rs232out:rs232out_inst|shift_out[7]                         ; rs232out:rs232out_inst|shift_out[6]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|div_n[3]                         ; yari:yari_inst|stage_X:stX|div_n[3]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[30]             ; yari:yari_inst|stage_X:stX|perf_mult_hazard[30]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_M:stM|perf_sb_full[31]                 ; yari:yari_inst|stage_M:stM|perf_sb_full[31]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]           ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]            ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; rs232:rs232_inst|tsc[31]                                    ; rs232:rs232_inst|tsc[31]                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_M:stM|peripherals_req[38]              ; yari:yari_inst|stage_M:stM|peripherals_req[38]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[17]_RTM0534_RTM1567 ; yari:yari_inst|stage_D:stD|d_restart_pc[17]_RTM0534_RTM1567 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[7]                ; yari:yari_inst|stage_I:stI|tag_write_data[7]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[15]               ; yari:yari_inst|stage_I:stI|tag_write_data[15]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.805 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[18]              ; yari:yari_inst|stage_I:stI|pending_synci_a[18]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; yari:yari_inst|stage_D:stD|d_pc[21]                         ; yari:yari_inst|stage_X:stX|x_pc[21]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[26]_RTM0526_RTM1591 ; yari:yari_inst|stage_D:stD|d_restart_pc[26]_RTM0526_RTM1591 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.806 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[15]             ; yari:yari_inst|stage_X:stX|perf_mult_hazard[15]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.807 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[3]_RTM0506_RTM1650  ; yari:yari_inst|stage_D:stD|d_restart_pc[3]_RTM0506_RTM1651  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[14]_RTM0518_RTM1615 ; yari:yari_inst|stage_D:stD|d_restart_pc[14]_RTM0518_RTM1615 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[12]               ; yari:yari_inst|stage_I:stI|tag_write_data[12]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.808 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[18]             ; yari:yari_inst|stage_X:stX|perf_mult_hazard[18]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]           ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_I:stI|lfsr[3]                          ; yari:yari_inst|stage_I:stI|lfsr[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_I:stI|lfsr[19]                         ; yari:yari_inst|stage_I:stI|lfsr[20]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[29]                    ; yari:yari_inst|stage_I:stI|pending_synci_a[29]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[9]               ; yari:yari_inst|stage_X:stX|perf_div_hazard[9]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[0]        ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[0]        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31]   ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31]   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_X:stX|x_wbr[4]                         ; yari:yari_inst|stage_M:stM|m_wbr[4]_RTM01025                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[8]                     ; yari:yari_inst|stage_I:stI|pending_synci_a[8]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.810 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[19]              ; yari:yari_inst|stage_I:stI|pending_synci_a[19]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.810 ns                                ; yari:yari_inst|stage_I:stI|perf_icache_misses[0]            ; yari:yari_inst|stage_I:stI|perf_icache_misses[0]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.811 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[3]               ; yari:yari_inst|stage_X:stX|perf_div_hazard[3]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.811 ns                                ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]           ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.811 ns                                ; yari:yari_inst|stage_D:stD|d_pc[5]                          ; yari:yari_inst|stage_X:stX|x_pc[5]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.812 ns                                ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]         ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; yari:yari_inst|stage_I:stI|lfsr[19]                         ; yari:yari_inst|stage_M:stM|lfsr[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[9]                     ; yari:yari_inst|stage_I:stI|pending_synci_a[9]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.813 ns                                ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]       ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.813 ns                                ; yari:yari_inst|stage_D:stD|d_pc[9]                          ; yari:yari_inst|stage_X:stX|x_pc[9]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.814 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[1]               ; yari:yari_inst|stage_X:stX|perf_div_hazard[1]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.814 ns                                ; yari:yari_inst|stage_D:stD|d_pc[12]                         ; yari:yari_inst|stage_X:stX|x_pc[12]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.815 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[5]               ; yari:yari_inst|stage_X:stX|perf_div_hazard[5]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.816 ns                                ; yari:yari_inst|stage_D:stD|d_pc[18]                         ; yari:yari_inst|stage_X:stX|x_pc[18]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.817 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[6]               ; yari:yari_inst|stage_X:stX|perf_div_hazard[6]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.818 ns                                ; sram_ctrl:sram_ctrl|state.S_WRITE1                          ; sram_ctrl:sram_ctrl|state.S_WRITE2                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.657 ns                 ;
; 0.819 ns                                ; yari:yari_inst|stage_D:stD|d_restart_pc[2]_RTM0507_RTM1647  ; yari:yari_inst|stage_D:stD|d_restart_pc[2]_RTM0507_RTM1648  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.658 ns                 ;
; 0.820 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[29]                 ; yari:yari_inst|stage_M:stM|m_restart_pc[29]                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_X:stX|mult_a[39]                       ; yari:yari_inst|stage_X:stX|mult_a[40]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.661 ns                 ;
; 0.823 ns                                ; yari:yari_inst|stage_X:stX|mult_a[34]                       ; yari:yari_inst|stage_X:stX|mult_a[34]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.824 ns                                ; yari:yari_inst|stage_X:stX|mult_a[38]                       ; yari:yari_inst|stage_X:stX|mult_a[39]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.824 ns                                ; yari:yari_inst|stage_X:stX|x_special[4]                     ; yari:yari_inst|stage_X:stX|x_special[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.825 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[31]              ; yari:yari_inst|stage_X:stX|perf_div_hazard[31]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.825 ns                                ; yari:yari_inst|stage_X:stX|mult_a[35]                       ; yari:yari_inst|stage_X:stX|mult_a[36]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.829 ns                                ; yari:yari_inst|stage_X:stX|x_special[8]                     ; yari:yari_inst|stage_X:stX|x_special[8]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.668 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_M:stM|m_load                           ; yari:yari_inst|stage_M:stM|m_load                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_I:stI|imem_address[16]                 ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_2                 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_I:stI|imem_address[7]                  ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_2                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_I:stI|imem_address[5]                  ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_2                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.832 ns                                ; yari:yari_inst|stage_X:stX|mult_a[34]                       ; yari:yari_inst|stage_X:stX|mult_a[35]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.671 ns                 ;
; 0.841 ns                                ; yari:yari_inst|stage_X:stX|x_wbr[1]                         ; yari:yari_inst|stage_M:stM|m_wbr[1]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.680 ns                 ;
; 0.850 ns                                ; yari:yari_inst|stage_X:stX|x_wbr[0]                         ; yari:yari_inst|stage_M:stM|m_wbr[0]                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.689 ns                 ;
; 0.857 ns                                ; yari:yari_inst|stage_X:stX|div_hi[12]                       ; yari:yari_inst|stage_X:stX|div_hi[12]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; 0.857 ns                                ; yari:yari_inst|stage_X:stX|div_hi[3]                        ; yari:yari_inst|stage_X:stX|div_hi[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; 0.857 ns                                ; yari:yari_inst|stage_X:stX|div_hi[4]                        ; yari:yari_inst|stage_X:stX|div_hi[4]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; 0.859 ns                                ; yari:yari_inst|stage_X:stX|div_hi[29]                       ; yari:yari_inst|stage_X:stX|div_hi[29]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.698 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_X:stX|div_hi[8]                        ; yari:yari_inst|stage_X:stX|div_hi[8]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_X:stX|div_hi[15]                       ; yari:yari_inst|stage_X:stX|div_hi[15]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_X:stX|div_hi[23]                       ; yari:yari_inst|stage_X:stX|div_hi[23]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.862 ns                                ; rs232out:rs232out_inst|count[4]                             ; rs232out:rs232out_inst|count[4]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.867 ns                                ; rs232out:rs232out_inst|count[4]                             ; rs232out:rs232out_inst|count[3]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.706 ns                 ;
; 0.868 ns                                ; rs232out:rs232out_inst|count[4]                             ; rs232out:rs232out_inst|count[0]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.707 ns                 ;
; 0.870 ns                                ; rs232out:rs232out_inst|count[4]                             ; rs232out:rs232out_inst|count[1]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.709 ns                 ;
; 0.870 ns                                ; sram_ctrl:sram_ctrl|cnt[2]                                  ; sram_ctrl:sram_ctrl|mem_readdataid[0]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.709 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_X:stX|div_hi[30]                       ; yari:yari_inst|stage_X:stX|div_hi[30]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.710 ns                 ;
; 0.871 ns                                ; sram_ctrl:sram_ctrl|cnt[2]                                  ; sram_ctrl:sram_ctrl|mem_readdataid[1]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.710 ns                 ;
; 0.871 ns                                ; sram_ctrl:sram_ctrl|cnt[2]                                  ; sram_ctrl:sram_ctrl|cnt[0]                                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.710 ns                 ;
; 0.876 ns                                ; yari:yari_inst|stage_X:stX|div_hi[10]                       ; yari:yari_inst|stage_X:stX|div_hi[10]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.715 ns                 ;
; 0.878 ns                                ; yari:yari_inst|stage_X:stX|div_hi[1]                        ; yari:yari_inst|stage_X:stX|div_hi[1]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.717 ns                 ;
; 0.880 ns                                ; yari:yari_inst|stage_X:stX|div_hi[17]                       ; yari:yari_inst|stage_X:stX|div_hi[17]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.719 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)         ;                                                             ;                                       ;                                       ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; Slack    ; Required tsu ; Actual tsu ; From       ; To                                   ; To Clock ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; 0.633 ns ; 2.200 ns     ; 1.567 ns   ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; 0.693 ns ; 2.200 ns     ; 1.507 ns   ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; 3.018 ns ; 5.000 ns     ; 1.982 ns   ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+----------+--------------+------------+------------+--------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; Slack    ; Required tco ; Actual tco ; From                                           ; To         ; From Clock ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1     ; ramb_a[0]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1     ; ramb_a[1]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1     ; ramb_a[2]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1     ; ramb_a[3]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1     ; ramb_a[4]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1     ; ramb_a[5]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1     ; ramb_a[6]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1     ; ramb_a[7]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1     ; ramb_a[8]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1     ; ramb_a[9]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1    ; ramb_a[10] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1    ; ramb_a[11] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1    ; ramb_a[12] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1    ; ramb_a[13] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1    ; ramb_a[14] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1    ; ramb_a[15] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1    ; ramb_a[16] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1    ; ramb_a[17] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1     ; ramb_noe   ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_be_n[0]               ; ramb_nlb   ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_be_n[1]               ; ramb_nub   ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_we_n~_Duplicate_1     ; ramb_nwe   ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[15]              ; ramb_d[15] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[8]               ; ramb_d[8]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[9]               ; ramb_d[9]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[11]              ; ramb_d[11] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[10]              ; ramb_d[10] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[12]              ; ramb_d[12] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[13]              ; ramb_d[13] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[14]              ; ramb_d[14] ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[7]               ; ramb_d[7]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[0]               ; ramb_d[0]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[1]               ; ramb_d[1]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[3]               ; ramb_d[3]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[2]               ; ramb_d[2]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[4]               ; ramb_d[4]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[5]               ; ramb_d[5]  ; clk        ;
; 1.256 ns ; 3.000 ns     ; 1.744 ns   ; sram_ctrl:sram_ctrl|sram_dout[6]               ; ramb_d[6]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16 ; ramb_d[15] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23 ; ramb_d[8]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22 ; ramb_d[9]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20 ; ramb_d[11] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21 ; ramb_d[10] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19 ; ramb_d[12] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18 ; ramb_d[13] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17 ; ramb_d[14] ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24 ; ramb_d[7]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_31 ; ramb_d[0]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30 ; ramb_d[1]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28 ; ramb_d[3]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29 ; ramb_d[2]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27 ; ramb_d[4]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26 ; ramb_d[5]  ; clk        ;
; 1.294 ns ; 3.000 ns     ; 1.706 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25 ; ramb_d[6]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[0]                  ; rama_a[0]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[1]                  ; rama_a[1]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[2]                  ; rama_a[2]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[3]                  ; rama_a[3]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[4]                  ; rama_a[4]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[5]                  ; rama_a[5]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[6]                  ; rama_a[6]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[7]                  ; rama_a[7]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[8]                  ; rama_a[8]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[9]                  ; rama_a[9]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[10]                 ; rama_a[10] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[11]                 ; rama_a[11] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[12]                 ; rama_a[12] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[13]                 ; rama_a[13] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[14]                 ; rama_a[14] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[15]                 ; rama_a[15] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[16]                 ; rama_a[16] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_a[17]                 ; rama_a[17] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_oe_n                  ; rama_noe   ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_be_n[2]               ; rama_nlb   ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_be_n[3]               ; rama_nub   ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_we_n                  ; rama_nwe   ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[24]              ; rama_d[8]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[31]              ; rama_d[15] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[25]              ; rama_d[9]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[27]              ; rama_d[11] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[26]              ; rama_d[10] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[28]              ; rama_d[12] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[29]              ; rama_d[13] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[30]              ; rama_d[14] ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[23]              ; rama_d[7]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[16]              ; rama_d[0]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[17]              ; rama_d[1]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[19]              ; rama_d[3]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[18]              ; rama_d[2]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[20]              ; rama_d[4]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[21]              ; rama_d[5]  ; clk        ;
; 1.316 ns ; 3.000 ns     ; 1.684 ns   ; sram_ctrl:sram_ctrl|sram_dout[22]              ; rama_d[6]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7  ; rama_d[8]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en               ; rama_d[15] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6  ; rama_d[9]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4  ; rama_d[11] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5  ; rama_d[10] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3  ; rama_d[12] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2  ; rama_d[13] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1  ; rama_d[14] ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8  ; rama_d[7]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15 ; rama_d[0]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14 ; rama_d[1]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12 ; rama_d[3]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13 ; rama_d[2]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11 ; rama_d[4]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10 ; rama_d[5]  ; clk        ;
; 1.354 ns ; 3.000 ns     ; 1.646 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9  ; rama_d[6]  ; clk        ;
; 3.707 ns ; 10.000 ns    ; 6.293 ns   ; rst_counter[22]                                ; wd         ; clk        ;
; 4.221 ns ; 10.000 ns    ; 5.779 ns   ; rs232out:rs232out_inst|shift_out[0]            ; ser_txd    ; clk        ;
+----------+--------------+------------+------------------------------------------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                   ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; N/A           ; None        ; -1.109 ns ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; N/A           ; None        ; -1.109 ns ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; N/A           ; None        ; -1.169 ns ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; N/A           ; None        ; -1.941 ns ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Sat Jul 05 23:26:26 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 131 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source memory "yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6" and destination register "yari:yari_inst|stage_D:stD|d_target[2]"
    Info: Fmax is 80.85 MHz (period= 12.369 ns)
    Info: + Largest memory to register requirement is 11.965 ns
        Info: + Setup relationship between source and destination is 12.500 ns
            Info: + Latch edge is 12.500 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.006 ns
            Info: + Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X26_Y9_N0; Fanout = 2; REG Node = 'yari:yari_inst|stage_D:stD|d_target[2]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
            Info: - Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source memory is 1.887 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.553 ns) = 1.887 ns; Loc. = M4K_X19_Y5; Fanout = 21; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6'
                Info: Total cell delay = 0.553 ns ( 29.31 % )
                Info: Total interconnect delay = 1.334 ns ( 70.69 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: - Micro setup delay of destination is 0.029 ns
    Info: - Longest memory to register delay is 11.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y5; Fanout = 21; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a14~portb_address_reg6'
        Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X19_Y5; Fanout = 1; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|q_b[8]'
        Info: 3: + IC(0.850 ns) + CELL(0.225 ns) = 4.396 ns; Loc. = LC_X23_Y5_N9; Fanout = 1; COMB Node = 'yari:yari_inst|stage_I:stI|Equal2~266'
        Info: 4: + IC(0.546 ns) + CELL(0.340 ns) = 5.282 ns; Loc. = LC_X22_Y5_N7; Fanout = 5; COMB Node = 'yari:yari_inst|stage_I:stI|Equal2~267'
        Info: 5: + IC(0.355 ns) + CELL(0.225 ns) = 5.862 ns; Loc. = LC_X22_Y5_N9; Fanout = 31; COMB Node = 'yari:yari_inst|stage_I:stI|Equal2~276'
        Info: 6: + IC(1.054 ns) + CELL(0.225 ns) = 7.141 ns; Loc. = LC_X23_Y6_N0; Fanout = 3; COMB Node = 'yari:yari_inst|stage_I:stI|i_instr[30]~480'
        Info: 7: + IC(0.313 ns) + CELL(0.340 ns) = 7.794 ns; Loc. = LC_X23_Y6_N4; Fanout = 6; COMB Node = 'yari:yari_inst|stage_D:stD|i_instr_muxed[30]~589'
        Info: 8: + IC(0.575 ns) + CELL(0.340 ns) = 8.709 ns; Loc. = LC_X24_Y6_N4; Fanout = 10; COMB Node = 'yari:yari_inst|stage_D:stD|d_target~276'
        Info: 9: + IC(0.967 ns) + CELL(0.225 ns) = 9.901 ns; Loc. = LC_X25_Y8_N1; Fanout = 30; COMB Node = 'yari:yari_inst|stage_D:stD|d_target~270'
        Info: 10: + IC(0.990 ns) + CELL(0.943 ns) = 11.834 ns; Loc. = LC_X26_Y9_N0; Fanout = 2; REG Node = 'yari:yari_inst|stage_D:stD|d_target[2]'
        Info: Total cell delay = 6.184 ns ( 52.26 % )
        Info: Total interconnect delay = 5.650 ns ( 47.74 % )
Info: No valid register-to-register data paths exist for clock "clk"
Info: Minimum slack time is 633 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "yari:yari_inst|stage_I:stI|pending_synci_a[1]" and destination register "yari:yari_inst|stage_I:stI|pending_synci_a[1]"
    Info: + Shortest register to register delay is 0.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y9_N8; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X21_Y9_N8; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[1]'
        Info: Total cell delay = 0.472 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X21_Y9_N8; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[1]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
            Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X21_Y9_N8; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[1]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: Slack time is 633 ps for clock "clk" between source pin "rama_d[8]" and destination register "sram_ctrl:sram_ctrl|mem_readdata[24]"
    Info: + tsu requirement for source pin and destination register is 2.200 ns
    Info: - tsu from clock to input pin is 1.567 ns
        Info: + Longest pin to register delay is 1.215 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'rama_d[8]'
            Info: 2: + IC(0.000 ns) + CELL(1.215 ns) = 1.215 ns; Loc. = IOC_X32_Y0_N0; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[24]'
            Info: Total cell delay = 1.215 ns ( 100.00 % )
        Info: - Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
        Info: + Micro setup delay of destination is 0.398 ns
        Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.470 ns) + CELL(0.156 ns) = 1.626 ns; Loc. = IOC_X32_Y0_N0; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[24]'
            Info: Total cell delay = 0.156 ns ( 9.59 % )
            Info: Total interconnect delay = 1.470 ns ( 90.41 % )
Info: Slack time is 1.256 ns for clock "clk" between source register "sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1" and destination pin "ramb_a[0]"
    Info: + tco requirement for source register and destination pin is 3.000 ns
    Info: - tco from clock to output pin is 1.744 ns
        Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
        Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 1.699 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.530 ns) + CELL(0.169 ns) = 1.699 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: Total cell delay = 0.169 ns ( 9.95 % )
            Info: Total interconnect delay = 1.530 ns ( 90.05 % )
        Info: + Micro clock to output delay of source is 0.161 ns
        Info: + Longest register to pin delay is 1.464 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: 2: + IC(0.000 ns) + CELL(1.464 ns) = 1.464 ns; Loc. = PIN_237; Fanout = 0; PIN Node = 'ramb_a[0]'
            Info: Total cell delay = 1.464 ns ( 100.00 % )
Info: th for register "sram_ctrl:sram_ctrl|mem_readdata[6]" (data pin = "ramb_d[6]", clock pin = "clk") is -1.109 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4857; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.530 ns) + CELL(0.156 ns) = 1.686 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 0.156 ns ( 9.25 % )
        Info: Total interconnect delay = 1.530 ns ( 90.75 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 1.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'ramb_d[6]'
        Info: 2: + IC(0.000 ns) + CELL(1.215 ns) = 1.215 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 1.215 ns ( 100.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Sat Jul 05 23:26:31 2008
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


