

================================================================
== Vitis HLS Report for 'C_IO_L2_in_boundary_x1'
================================================================
* Date:           Fri Sep 16 23:44:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  5456722|  136422610|  18.187 ms|  0.455 sec|  5456722|  136422610|     none|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |                                               |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |- C_IO_L2_in_boundary_x1_loop_1                |       80|  130965968|  20 ~ 32741492|          -|          -|     4|        no|
        | + C_IO_L2_in_boundary_x1_loop_2               |       18|   32741490|    3 ~ 5456915|          -|          -|     6|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_4             |      272|        272|             34|          -|          -|     8|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_5           |       32|         32|              2|          -|          -|    16|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_6             |  5456640|    5456640|          42630|          -|          -|   128|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_7           |    42628|      42628|          21314|          -|          -|     2|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_8         |    21312|      21312|            666|          -|          -|    32|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_9       |      664|        664|             83|          -|          -|     8|        no|
        |      ++++++ C_IO_L2_in_boundary_x1_loop_10    |       80|         80|              5|          -|          -|    16|        no|
        |       +++++++ C_IO_L2_in_boundary_x1_loop_11  |        2|          2|              1|          -|          -|     2|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_13            |      272|        272|             34|          -|          -|     8|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_14          |       32|         32|              2|          -|          -|    16|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_15            |  5456640|    5456640|          42630|          -|          -|   128|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_16          |    42628|      42628|          21314|          -|          -|     2|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_17        |    21312|      21312|            666|          -|          -|    32|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_18      |      664|        664|             83|          -|          -|     8|        no|
        |      ++++++ C_IO_L2_in_boundary_x1_loop_19    |       80|         80|              5|          -|          -|    16|        no|
        |       +++++++ C_IO_L2_in_boundary_x1_loop_20  |        2|          2|              1|          -|          -|     2|        no|
        |- C_IO_L2_in_boundary_x1_loop_21               |  5456640|    5456640|          42630|          -|          -|   128|        no|
        | + C_IO_L2_in_boundary_x1_loop_22              |    42628|      42628|          21314|          -|          -|     2|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_23            |    21312|      21312|            666|          -|          -|    32|        no|
        |   +++ C_IO_L2_in_boundary_x1_loop_24          |      664|        664|             83|          -|          -|     8|        no|
        |    ++++ C_IO_L2_in_boundary_x1_loop_25        |       80|         80|              5|          -|          -|    16|        no|
        |     +++++ C_IO_L2_in_boundary_x1_loop_26      |        2|          2|              1|          -|          -|     2|        no|
        +-----------------------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 25 
3 --> 4 15 2 
4 --> 5 7 
5 --> 6 4 
6 --> 5 
7 --> 8 18 3 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 13 
14 --> 12 
15 --> 16 7 
16 --> 17 15 
17 --> 16 
18 --> 19 7 
19 --> 20 18 
20 --> 21 19 
21 --> 22 
22 --> 23 20 
23 --> 24 23 
24 --> 22 
25 --> 26 
26 --> 27 25 
27 --> 28 26 
28 --> 29 27 
29 --> 30 
30 --> 31 28 
31 --> 32 31 
32 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x1136, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x1136, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18582]   --->   Operation 37 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18583]   --->   Operation 38 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_2 = alloca i64 1" [./dut.cpp:18621]   --->   Operation 39 'alloca' 'data_split_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i64 1" [./dut.cpp:18680]   --->   Operation 40 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:18723]   --->   Operation 41 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln18592 = br void" [./dut.cpp:18592]   --->   Operation 42 'br' 'br_ln18592' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 43 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 44 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 45 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 46 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln18592 = br i1 %icmp_ln890, void %.split52, void %.preheader.preheader" [./dut.cpp:18592]   --->   Operation 48 'br' 'br_ln18592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln18592 = specloopname void @_ssdm_op_SpecLoopName, void @empty_222" [./dut.cpp:18592]   --->   Operation 49 'specloopname' 'specloopname_ln18592' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln18593 = br void" [./dut.cpp:18593]   --->   Operation 50 'br' 'br_ln18593' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln18727 = br void %.preheader" [./dut.cpp:18727]   --->   Operation 51 'br' 'br_ln18727' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split52, i3 %add_ln691_1123, void %.loopexit1130"   --->   Operation 52 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%intra_trans_en_1 = phi i1 %intra_trans_en, void %.split52, i1 1, void %.loopexit1130"   --->   Operation 53 'phi' 'intra_trans_en_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void %.split52, i1 %arb, void %.loopexit1130"   --->   Operation 54 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.57ns)   --->   "%add_ln691_1123 = add i3 %c1_V, i3 1"   --->   Operation 55 'add' 'add_ln691_1123' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.49ns)   --->   "%icmp_ln890_1160 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 56 'icmp' 'icmp_ln890_1160' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18593 = br i1 %icmp_ln890_1160, void %.split50, void" [./dut.cpp:18593]   --->   Operation 58 'br' 'br_ln18593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln18593 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2158" [./dut.cpp:18593]   --->   Operation 59 'specloopname' 'specloopname_ln18593' <Predicate = (!icmp_ln890_1160)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 60 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1160)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.70ns)   --->   "%add_i_i720_cast = sub i6 41, i6 %p_shl"   --->   Operation 61 'sub' 'add_i_i720_cast' <Predicate = (!icmp_ln890_1160)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7"   --->   Operation 62 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890_1160)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18597 = br i1 %arb_1, void, void" [./dut.cpp:18597]   --->   Operation 63 'br' 'br_ln18597' <Predicate = (!icmp_ln890_1160)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18601 = br i1 %icmp_ln886, void %.preheader11.preheader, void %.loopexit" [./dut.cpp:18601]   --->   Operation 64 'br' 'br_ln18601' <Predicate = (!icmp_ln890_1160 & !arb_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln18614 = br void %.preheader11" [./dut.cpp:18614]   --->   Operation 65 'br' 'br_ln18614' <Predicate = (!icmp_ln890_1160 & !arb_1 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18660 = br i1 %icmp_ln886, void %.preheader8.preheader, void %.loopexit1055" [./dut.cpp:18660]   --->   Operation 66 'br' 'br_ln18660' <Predicate = (!icmp_ln890_1160 & arb_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln18673 = br void %.preheader8" [./dut.cpp:18673]   --->   Operation 67 'br' 'br_ln18673' <Predicate = (!icmp_ln890_1160 & arb_1 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln890_1160)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%c4_V_15 = phi i4 %add_ln691_1120, void, i4 0, void %.preheader11.preheader"   --->   Operation 69 'phi' 'c4_V_15' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln691_1120 = add i4 %c4_V_15, i4 1"   --->   Operation 70 'add' 'add_ln691_1120' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln18614 = trunc i4 %c4_V_15" [./dut.cpp:18614]   --->   Operation 71 'trunc' 'trunc_ln18614' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_384_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18614, i4 0"   --->   Operation 72 'bitconcatenate' 'tmp_384_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln890_1164 = icmp_eq  i4 %c4_V_15, i4 8"   --->   Operation 73 'icmp' 'icmp_ln890_1164' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18605 = br i1 %icmp_ln890_1164, void %.split35, void %.loopexit.loopexit" [./dut.cpp:18605]   --->   Operation 75 'br' 'br_ln18605' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln18605 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2163" [./dut.cpp:18605]   --->   Operation 76 'specloopname' 'specloopname_ln18605' <Predicate = (!icmp_ln886 & !icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln18607 = br void" [./dut.cpp:18607]   --->   Operation 77 'br' 'br_ln18607' <Predicate = (!icmp_ln886 & !icmp_ln890_1164)> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18624 = br i1 %intra_trans_en_1, void %.loopexit1130, void %.preheader9.preheader" [./dut.cpp:18624]   --->   Operation 79 'br' 'br_ln18624' <Predicate = (icmp_ln890_1164) | (icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln18625 = br void %.preheader9" [./dut.cpp:18625]   --->   Operation 80 'br' 'br_ln18625' <Predicate = (icmp_ln890_1164 & intra_trans_en_1) | (icmp_ln886 & intra_trans_en_1)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%c5_V_64 = phi i5 %add_ln691_1121, void %.split33, i5 0, void %.split35"   --->   Operation 81 'phi' 'c5_V_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln691_1121 = add i5 %c5_V_64, i5 1"   --->   Operation 82 'add' 'add_ln691_1121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18614 = zext i5 %c5_V_64" [./dut.cpp:18614]   --->   Operation 83 'zext' 'zext_ln18614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln18614 = add i7 %tmp_384_cast, i7 %zext_ln18614" [./dut.cpp:18614]   --->   Operation 84 'add' 'add_ln18614' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln18614_1 = zext i7 %add_ln18614" [./dut.cpp:18614]   --->   Operation 85 'zext' 'zext_ln18614_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18614_1" [./dut.cpp:18614]   --->   Operation 86 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.63ns)   --->   "%icmp_ln890_1167 = icmp_eq  i5 %c5_V_64, i5 16"   --->   Operation 87 'icmp' 'icmp_ln890_1167' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln18607 = br i1 %icmp_ln890_1167, void %.split33, void" [./dut.cpp:18607]   --->   Operation 89 'br' 'br_ln18607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln890_1167)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln18607 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2162" [./dut.cpp:18607]   --->   Operation 91 'specloopname' 'specloopname_ln18607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.21ns)   --->   "%tmp_381 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_381' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 93 [1/1] (1.20ns)   --->   "%store_ln18614 = store i512 %tmp_381, i7 %local_C_pong_V_addr" [./dut.cpp:18614]   --->   Operation 93 'store' 'store_ln18614' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%c2_V_83 = phi i8 %c2_V_86, void, i8 0, void %.preheader9.preheader"   --->   Operation 95 'phi' 'c2_V_83' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.70ns)   --->   "%c2_V_86 = add i8 %c2_V_83, i8 1"   --->   Operation 96 'add' 'c2_V_86' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.58ns)   --->   "%icmp_ln18625 = icmp_eq  i8 %c2_V_83, i8 128" [./dut.cpp:18625]   --->   Operation 97 'icmp' 'icmp_ln18625' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln18625 = br i1 %icmp_ln18625, void %.split47, void %.loopexit1130.loopexit78" [./dut.cpp:18625]   --->   Operation 99 'br' 'br_ln18625' <Predicate = (!arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln18625 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2168" [./dut.cpp:18625]   --->   Operation 100 'specloopname' 'specloopname_ln18625' <Predicate = (!arb_1 & intra_trans_en_1 & !icmp_ln18625)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln18631 = br void" [./dut.cpp:18631]   --->   Operation 101 'br' 'br_ln18631' <Predicate = (!arb_1 & intra_trans_en_1 & !icmp_ln18625)> <Delay = 0.38>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!arb_1 & intra_trans_en_1 & icmp_ln18625)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%c2_V_82 = phi i8 %c2_V_85, void, i8 0, void %.preheader7.preheader"   --->   Operation 103 'phi' 'c2_V_82' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.70ns)   --->   "%c2_V_85 = add i8 %c2_V_82, i8 1"   --->   Operation 104 'add' 'c2_V_85' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.58ns)   --->   "%icmp_ln18684 = icmp_eq  i8 %c2_V_82, i8 128" [./dut.cpp:18684]   --->   Operation 105 'icmp' 'icmp_ln18684' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln18684 = br i1 %icmp_ln18684, void %.split30, void %.loopexit1130.loopexit" [./dut.cpp:18684]   --->   Operation 107 'br' 'br_ln18684' <Predicate = (arb_1 & intra_trans_en_1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln18684 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2161" [./dut.cpp:18684]   --->   Operation 108 'specloopname' 'specloopname_ln18684' <Predicate = (arb_1 & intra_trans_en_1 & !icmp_ln18684)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln18690 = br void" [./dut.cpp:18690]   --->   Operation 109 'br' 'br_ln18690' <Predicate = (arb_1 & intra_trans_en_1 & !icmp_ln18684)> <Delay = 0.38>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 110 'br' 'br_ln0' <Predicate = (arb_1 & intra_trans_en_1 & icmp_ln18684)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_1, i1 1" [./dut.cpp:18717]   --->   Operation 111 'xor' 'arb' <Predicate = (!intra_trans_en_1) | (arb_1 & icmp_ln18684) | (!arb_1 & icmp_ln18625)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!intra_trans_en_1) | (arb_1 & icmp_ln18684) | (!arb_1 & icmp_ln18625)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.43>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_66 = phi i2 %add_ln691_1129, void, i2 0, void %.split47"   --->   Operation 113 'phi' 'c5_V_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln691_1129 = add i2 %c5_V_66, i2 1"   --->   Operation 114 'add' 'add_ln691_1129' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.34ns)   --->   "%icmp_ln890_1170 = icmp_eq  i2 %c5_V_66, i2 2"   --->   Operation 115 'icmp' 'icmp_ln890_1170' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln18631 = br i1 %icmp_ln890_1170, void %.split45, void" [./dut.cpp:18631]   --->   Operation 117 'br' 'br_ln18631' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln18631 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2167" [./dut.cpp:18631]   --->   Operation 118 'specloopname' 'specloopname_ln18631' <Predicate = (!icmp_ln890_1170)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln18632 = br void" [./dut.cpp:18632]   --->   Operation 119 'br' 'br_ln18632' <Predicate = (!icmp_ln890_1170)> <Delay = 0.38>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln890_1170)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.70>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%c6_V_128 = phi i6 %add_ln691_1131, void, i6 0, void %.split45"   --->   Operation 121 'phi' 'c6_V_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_1131 = add i6 %c6_V_128, i6 1"   --->   Operation 122 'add' 'add_ln691_1131' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.61ns)   --->   "%icmp_ln890_1172 = icmp_eq  i6 %c6_V_128, i6 32"   --->   Operation 123 'icmp' 'icmp_ln890_1172' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln18632 = br i1 %icmp_ln890_1172, void %.split43, void" [./dut.cpp:18632]   --->   Operation 125 'br' 'br_ln18632' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln18632 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2166" [./dut.cpp:18632]   --->   Operation 126 'specloopname' 'specloopname_ln18632' <Predicate = (!icmp_ln890_1172)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%div_i_i2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_128, i32 1, i32 4"   --->   Operation 127 'partselect' 'div_i_i2' <Predicate = (!icmp_ln890_1172)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_128"   --->   Operation 128 'trunc' 'empty' <Predicate = (!icmp_ln890_1172)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 129 'zext' 'idxprom' <Predicate = (!icmp_ln890_1172)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%data_split_V_2_addr = getelementptr i256 %data_split_V_2, i64 0, i64 %idxprom"   --->   Operation 130 'getelementptr' 'data_split_V_2_addr' <Predicate = (!icmp_ln890_1172)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln18634 = br void" [./dut.cpp:18634]   --->   Operation 131 'br' 'br_ln18634' <Predicate = (!icmp_ln890_1172)> <Delay = 0.38>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln890_1172)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.20>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%c7_V_66 = phi i4 %add_ln691_1133, void, i4 0, void %.split43"   --->   Operation 133 'phi' 'c7_V_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln691_1133 = add i4 %c7_V_66, i4 1"   --->   Operation 134 'add' 'add_ln691_1133' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_66, i4 %div_i_i2"   --->   Operation 135 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_386_cast = zext i8 %tmp_35"   --->   Operation 136 'zext' 'tmp_386_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_2 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_386_cast"   --->   Operation 137 'getelementptr' 'local_C_ping_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln890_1174 = icmp_eq  i4 %c7_V_66, i4 8"   --->   Operation 138 'icmp' 'icmp_ln890_1174' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln18634 = br i1 %icmp_ln890_1174, void %.split41, void" [./dut.cpp:18634]   --->   Operation 140 'br' 'br_ln18634' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [2/2] (1.20ns)   --->   "%in_data_V_4 = load i7 %local_C_ping_V_addr_2"   --->   Operation 141 'load' 'in_data_V_4' <Predicate = (!icmp_ln890_1174)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 142 'br' 'br_ln0' <Predicate = (icmp_ln890_1174)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.20>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln18634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2165" [./dut.cpp:18634]   --->   Operation 143 'specloopname' 'specloopname_ln18634' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/2] (1.20ns)   --->   "%in_data_V_4 = load i7 %local_C_ping_V_addr_2"   --->   Operation 144 'load' 'in_data_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 145 [1/1] (0.38ns)   --->   "%br_ln18636 = br void" [./dut.cpp:18636]   --->   Operation 145 'br' 'br_ln18636' <Predicate = true> <Delay = 0.38>

State 12 <SV = 9> <Delay = 0.70>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%c8_V_2 = phi i5 %add_ln691_1136, void, i5 0, void %.split41"   --->   Operation 146 'phi' 'c8_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln691_1136 = add i5 %c8_V_2, i5 1"   --->   Operation 147 'add' 'add_ln691_1136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.63ns)   --->   "%icmp_ln890_1176 = icmp_eq  i5 %c8_V_2, i5 16"   --->   Operation 148 'icmp' 'icmp_ln890_1176' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln18636 = br i1 %icmp_ln890_1176, void %.split39, void" [./dut.cpp:18636]   --->   Operation 150 'br' 'br_ln18636' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln18636 = specloopname void @_ssdm_op_SpecLoopName, void @empty_333" [./dut.cpp:18636]   --->   Operation 151 'specloopname' 'specloopname_ln18636' <Predicate = (!icmp_ln890_1176)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln18643 = br void" [./dut.cpp:18643]   --->   Operation 152 'br' 'br_ln18643' <Predicate = (!icmp_ln890_1176)> <Delay = 0.38>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln890_1176)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.08>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%n_V_2 = phi i2 %add_ln691_1137, void %.split37, i2 0, void %.split39"   --->   Operation 154 'phi' 'n_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497_2, void %.split37, i512 %in_data_V_4, void %.split39"   --->   Operation 155 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.43ns)   --->   "%add_ln691_1137 = add i2 %n_V_2, i2 1"   --->   Operation 156 'add' 'add_ln691_1137' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln878_2 = zext i2 %n_V_2"   --->   Operation 157 'zext' 'zext_ln878_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.34ns)   --->   "%icmp_ln878_4 = icmp_eq  i2 %n_V_2, i2 2"   --->   Operation 158 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln18643 = br i1 %icmp_ln878_4, void %.split37, void" [./dut.cpp:18643]   --->   Operation 160 'br' 'br_ln18643' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_261"   --->   Operation 161 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i512 %p_Val2_s"   --->   Operation 162 'trunc' 'trunc_ln674_2' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%data_split_V_2_addr_1 = getelementptr i256 %data_split_V_2, i64 0, i64 %zext_ln878_2" [./dut.cpp:18644]   --->   Operation 163 'getelementptr' 'data_split_V_2_addr_1' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 164 'store' 'store_ln18644' <Predicate = (!icmp_ln878_4)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 165 'partselect' 'r' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i256 %r"   --->   Operation 166 'zext' 'zext_ln1497_2' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_13 : Operation 168 [2/2] (0.74ns)   --->   "%data_split_V_2_load = load i1 %data_split_V_2_addr" [./dut.cpp:18648]   --->   Operation 168 'load' 'data_split_V_2_load' <Predicate = (icmp_ln878_4)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 14 <SV = 11> <Delay = 1.96>
ST_14 : Operation 169 [1/2] (0.74ns)   --->   "%data_split_V_2_load = load i1 %data_split_V_2_addr" [./dut.cpp:18648]   --->   Operation 169 'load' 'data_split_V_2_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_14 : Operation 170 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.70>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1118, void, i4 0, void %.preheader8.preheader"   --->   Operation 172 'phi' 'c4_V' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.70ns)   --->   "%add_ln691_1118 = add i4 %c4_V, i4 1"   --->   Operation 173 'add' 'add_ln691_1118' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln18673 = trunc i4 %c4_V" [./dut.cpp:18673]   --->   Operation 174 'trunc' 'trunc_ln18673' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_383_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18673, i4 0"   --->   Operation 175 'bitconcatenate' 'tmp_383_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.65ns)   --->   "%icmp_ln890_1163 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 176 'icmp' 'icmp_ln890_1163' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln18664 = br i1 %icmp_ln890_1163, void %.split18, void %.loopexit1055.loopexit" [./dut.cpp:18664]   --->   Operation 178 'br' 'br_ln18664' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln18664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_189" [./dut.cpp:18664]   --->   Operation 179 'specloopname' 'specloopname_ln18664' <Predicate = (!icmp_ln886 & !icmp_ln890_1163)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.38ns)   --->   "%br_ln18666 = br void" [./dut.cpp:18666]   --->   Operation 180 'br' 'br_ln18666' <Predicate = (!icmp_ln886 & !icmp_ln890_1163)> <Delay = 0.38>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1055"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1163)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln18683 = br i1 %intra_trans_en_1, void %.loopexit1130, void %.preheader7.preheader" [./dut.cpp:18683]   --->   Operation 182 'br' 'br_ln18683' <Predicate = (icmp_ln890_1163) | (icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.38ns)   --->   "%br_ln18684 = br void %.preheader7" [./dut.cpp:18684]   --->   Operation 183 'br' 'br_ln18684' <Predicate = (intra_trans_en_1 & icmp_ln890_1163) | (icmp_ln886 & intra_trans_en_1)> <Delay = 0.38>

State 16 <SV = 4> <Delay = 0.70>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%c5_V_63 = phi i5 %add_ln691_1119, void %.split16, i5 0, void %.split18"   --->   Operation 184 'phi' 'c5_V_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln691_1119 = add i5 %c5_V_63, i5 1"   --->   Operation 185 'add' 'add_ln691_1119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln18673 = zext i5 %c5_V_63" [./dut.cpp:18673]   --->   Operation 186 'zext' 'zext_ln18673' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.70ns)   --->   "%add_ln18673 = add i7 %tmp_383_cast, i7 %zext_ln18673" [./dut.cpp:18673]   --->   Operation 187 'add' 'add_ln18673' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln18673_1 = zext i7 %add_ln18673" [./dut.cpp:18673]   --->   Operation 188 'zext' 'zext_ln18673_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_1 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18673_1" [./dut.cpp:18673]   --->   Operation 189 'getelementptr' 'local_C_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.63ns)   --->   "%icmp_ln890_1166 = icmp_eq  i5 %c5_V_63, i5 16"   --->   Operation 190 'icmp' 'icmp_ln890_1166' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln18666 = br i1 %icmp_ln890_1166, void %.split16, void" [./dut.cpp:18666]   --->   Operation 192 'br' 'br_ln18666' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln890_1166)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.41>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln18666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1742" [./dut.cpp:18666]   --->   Operation 194 'specloopname' 'specloopname_ln18666' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (1.21ns)   --->   "%tmp_382 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 195 'read' 'tmp_382' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 196 [1/1] (1.20ns)   --->   "%store_ln18673 = store i512 %tmp_382, i7 %local_C_ping_V_addr_1" [./dut.cpp:18673]   --->   Operation 196 'store' 'store_ln18673' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.43>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%c5_V_65 = phi i2 %add_ln691_1128, void, i2 0, void %.split30"   --->   Operation 198 'phi' 'c5_V_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.43ns)   --->   "%add_ln691_1128 = add i2 %c5_V_65, i2 1"   --->   Operation 199 'add' 'add_ln691_1128' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.34ns)   --->   "%icmp_ln890_1169 = icmp_eq  i2 %c5_V_65, i2 2"   --->   Operation 200 'icmp' 'icmp_ln890_1169' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln18690 = br i1 %icmp_ln890_1169, void %.split28, void" [./dut.cpp:18690]   --->   Operation 202 'br' 'br_ln18690' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln18690 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1952" [./dut.cpp:18690]   --->   Operation 203 'specloopname' 'specloopname_ln18690' <Predicate = (!icmp_ln890_1169)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln18691 = br void" [./dut.cpp:18691]   --->   Operation 204 'br' 'br_ln18691' <Predicate = (!icmp_ln890_1169)> <Delay = 0.38>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 205 'br' 'br_ln0' <Predicate = (icmp_ln890_1169)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.70>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%c6_V_127 = phi i6 %add_ln691_1130, void, i6 0, void %.split28"   --->   Operation 206 'phi' 'c6_V_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln691_1130 = add i6 %c6_V_127, i6 1"   --->   Operation 207 'add' 'add_ln691_1130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.61ns)   --->   "%icmp_ln890_1171 = icmp_eq  i6 %c6_V_127, i6 32"   --->   Operation 208 'icmp' 'icmp_ln890_1171' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 209 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln18691 = br i1 %icmp_ln890_1171, void %.split26, void" [./dut.cpp:18691]   --->   Operation 210 'br' 'br_ln18691' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln18691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2146" [./dut.cpp:18691]   --->   Operation 211 'specloopname' 'specloopname_ln18691' <Predicate = (!icmp_ln890_1171)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_127, i32 1, i32 4"   --->   Operation 212 'partselect' 'div_i_i1' <Predicate = (!icmp_ln890_1171)> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%empty_2872 = trunc i6 %c6_V_127"   --->   Operation 213 'trunc' 'empty_2872' <Predicate = (!icmp_ln890_1171)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%idxprom123 = zext i1 %empty_2872"   --->   Operation 214 'zext' 'idxprom123' <Predicate = (!icmp_ln890_1171)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%data_split_V_1_addr = getelementptr i256 %data_split_V_1, i64 0, i64 %idxprom123"   --->   Operation 215 'getelementptr' 'data_split_V_1_addr' <Predicate = (!icmp_ln890_1171)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln18693 = br void" [./dut.cpp:18693]   --->   Operation 216 'br' 'br_ln18693' <Predicate = (!icmp_ln890_1171)> <Delay = 0.38>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = (icmp_ln890_1171)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.20>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%c7_V_65 = phi i4 %add_ln691_1132, void, i4 0, void %.split26"   --->   Operation 218 'phi' 'c7_V_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln691_1132 = add i4 %c7_V_65, i4 1"   --->   Operation 219 'add' 'add_ln691_1132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_65, i4 %div_i_i1"   --->   Operation 220 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp"   --->   Operation 221 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_1 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast"   --->   Operation 222 'getelementptr' 'local_C_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.65ns)   --->   "%icmp_ln890_1173 = icmp_eq  i4 %c7_V_65, i4 8"   --->   Operation 223 'icmp' 'icmp_ln890_1173' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln18693 = br i1 %icmp_ln890_1173, void %.split24, void" [./dut.cpp:18693]   --->   Operation 225 'br' 'br_ln18693' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [2/2] (1.20ns)   --->   "%in_data_V_3 = load i7 %local_C_pong_V_addr_1"   --->   Operation 226 'load' 'in_data_V_3' <Predicate = (!icmp_ln890_1173)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln890_1173)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 1.20>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln18693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2121" [./dut.cpp:18693]   --->   Operation 228 'specloopname' 'specloopname_ln18693' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/2] (1.20ns)   --->   "%in_data_V_3 = load i7 %local_C_pong_V_addr_1"   --->   Operation 229 'load' 'in_data_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_21 : Operation 230 [1/1] (0.38ns)   --->   "%br_ln18695 = br void" [./dut.cpp:18695]   --->   Operation 230 'br' 'br_ln18695' <Predicate = true> <Delay = 0.38>

State 22 <SV = 9> <Delay = 0.70>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%c8_V_1 = phi i5 %add_ln691_1134, void, i5 0, void %.split24"   --->   Operation 231 'phi' 'c8_V_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.70ns)   --->   "%add_ln691_1134 = add i5 %c8_V_1, i5 1"   --->   Operation 232 'add' 'add_ln691_1134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.63ns)   --->   "%icmp_ln890_1175 = icmp_eq  i5 %c8_V_1, i5 16"   --->   Operation 233 'icmp' 'icmp_ln890_1175' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln18695 = br i1 %icmp_ln890_1175, void %.split22, void" [./dut.cpp:18695]   --->   Operation 235 'br' 'br_ln18695' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln18695 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2156" [./dut.cpp:18695]   --->   Operation 236 'specloopname' 'specloopname_ln18695' <Predicate = (!icmp_ln890_1175)> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.38ns)   --->   "%br_ln18702 = br void" [./dut.cpp:18702]   --->   Operation 237 'br' 'br_ln18702' <Predicate = (!icmp_ln890_1175)> <Delay = 0.38>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 238 'br' 'br_ln0' <Predicate = (icmp_ln890_1175)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 1.08>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%n_V_1 = phi i2 %add_ln691_1135, void %.split20, i2 0, void %.split22"   --->   Operation 239 'phi' 'n_V_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i512 %zext_ln1497_1, void %.split20, i512 %in_data_V_3, void %.split22"   --->   Operation 240 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.43ns)   --->   "%add_ln691_1135 = add i2 %n_V_1, i2 1"   --->   Operation 241 'add' 'add_ln691_1135' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i2 %n_V_1"   --->   Operation 242 'zext' 'zext_ln878_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.34ns)   --->   "%icmp_ln878_3 = icmp_eq  i2 %n_V_1, i2 2"   --->   Operation 243 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln18702 = br i1 %icmp_ln878_3, void %.split20, void" [./dut.cpp:18702]   --->   Operation 245 'br' 'br_ln18702' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2157"   --->   Operation 246 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i512 %p_Val2_5"   --->   Operation 247 'trunc' 'trunc_ln674_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%data_split_V_1_addr_1 = getelementptr i256 %data_split_V_1, i64 0, i64 %zext_ln878_1" [./dut.cpp:18703]   --->   Operation 248 'getelementptr' 'data_split_V_1_addr_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 249 'store' 'store_ln18703' <Predicate = (!icmp_ln878_3)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%r_3 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_5, i32 256, i32 511"   --->   Operation 250 'partselect' 'r_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i256 %r_3"   --->   Operation 251 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_23 : Operation 253 [2/2] (0.74ns)   --->   "%data_split_V_1_load = load i1 %data_split_V_1_addr" [./dut.cpp:18707]   --->   Operation 253 'load' 'data_split_V_1_load' <Predicate = (icmp_ln878_3)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 24 <SV = 11> <Delay = 1.96>
ST_24 : Operation 254 [1/2] (0.74ns)   --->   "%data_split_V_1_load = load i1 %data_split_V_1_addr" [./dut.cpp:18707]   --->   Operation 254 'load' 'data_split_V_1_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 255 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 256 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.70>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_84, void, i8 0, void %.preheader.preheader"   --->   Operation 257 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.70ns)   --->   "%c2_V_84 = add i8 %c2_V, i8 1"   --->   Operation 258 'add' 'c2_V_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.58ns)   --->   "%icmp_ln18727 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:18727]   --->   Operation 259 'icmp' 'icmp_ln18727' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln18727 = br i1 %icmp_ln18727, void %.split13, void %.loopexit1126" [./dut.cpp:18727]   --->   Operation 261 'br' 'br_ln18727' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln18727 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1699" [./dut.cpp:18727]   --->   Operation 262 'specloopname' 'specloopname_ln18727' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.38ns)   --->   "%br_ln18733 = br void" [./dut.cpp:18733]   --->   Operation 263 'br' 'br_ln18733' <Predicate = (!icmp_ln18727)> <Delay = 0.38>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%ret_ln18796 = ret" [./dut.cpp:18796]   --->   Operation 264 'ret' 'ret_ln18796' <Predicate = (icmp_ln18727)> <Delay = 0.00>

State 26 <SV = 3> <Delay = 0.43>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1116, void, i2 0, void %.split13"   --->   Operation 265 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.43ns)   --->   "%add_ln691_1116 = add i2 %c5_V, i2 1"   --->   Operation 266 'add' 'add_ln691_1116' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 267 [1/1] (0.34ns)   --->   "%icmp_ln890_1161 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 267 'icmp' 'icmp_ln890_1161' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 268 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln18733 = br i1 %icmp_ln890_1161, void %.split11, void" [./dut.cpp:18733]   --->   Operation 269 'br' 'br_ln18733' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln18733 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1735" [./dut.cpp:18733]   --->   Operation 270 'specloopname' 'specloopname_ln18733' <Predicate = (!icmp_ln890_1161)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.38ns)   --->   "%br_ln18734 = br void" [./dut.cpp:18734]   --->   Operation 271 'br' 'br_ln18734' <Predicate = (!icmp_ln890_1161)> <Delay = 0.38>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 272 'br' 'br_ln0' <Predicate = (icmp_ln890_1161)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 0.70>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1117, void, i6 0, void %.split11"   --->   Operation 273 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.70ns)   --->   "%add_ln691_1117 = add i6 %c6_V, i6 1"   --->   Operation 274 'add' 'add_ln691_1117' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.61ns)   --->   "%icmp_ln890_1162 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 275 'icmp' 'icmp_ln890_1162' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 276 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln18734 = br i1 %icmp_ln890_1162, void %.split9, void" [./dut.cpp:18734]   --->   Operation 277 'br' 'br_ln18734' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%specloopname_ln18734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1937" [./dut.cpp:18734]   --->   Operation 278 'specloopname' 'specloopname_ln18734' <Predicate = (!icmp_ln890_1162)> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 279 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_1162)> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%empty_2873 = trunc i6 %c6_V"   --->   Operation 280 'trunc' 'empty_2873' <Predicate = (!icmp_ln890_1162)> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%idxprom174 = zext i1 %empty_2873"   --->   Operation 281 'zext' 'idxprom174' <Predicate = (!icmp_ln890_1162)> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %idxprom174"   --->   Operation 282 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1162)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.38ns)   --->   "%br_ln18736 = br void" [./dut.cpp:18736]   --->   Operation 283 'br' 'br_ln18736' <Predicate = (!icmp_ln890_1162)> <Delay = 0.38>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 284 'br' 'br_ln0' <Predicate = (icmp_ln890_1162)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 1.20>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1122, void, i4 0, void %.split9"   --->   Operation 285 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln691_1122 = add i4 %c7_V, i4 1"   --->   Operation 286 'add' 'add_ln691_1122' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i"   --->   Operation 287 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_385_cast = zext i8 %tmp_s"   --->   Operation 288 'zext' 'tmp_385_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_385_cast"   --->   Operation 289 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.65ns)   --->   "%icmp_ln890_1165 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 290 'icmp' 'icmp_ln890_1165' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 291 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln18736 = br i1 %icmp_ln890_1165, void %.split7, void" [./dut.cpp:18736]   --->   Operation 292 'br' 'br_ln18736' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 293 'load' 'in_data_V' <Predicate = (!icmp_ln890_1165)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 294 'br' 'br_ln0' <Predicate = (icmp_ln890_1165)> <Delay = 0.00>

State 29 <SV = 6> <Delay = 1.20>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln18736 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1948" [./dut.cpp:18736]   --->   Operation 295 'specloopname' 'specloopname_ln18736' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 296 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 296 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_29 : Operation 297 [1/1] (0.38ns)   --->   "%br_ln18738 = br void" [./dut.cpp:18738]   --->   Operation 297 'br' 'br_ln18738' <Predicate = true> <Delay = 0.38>

State 30 <SV = 7> <Delay = 0.70>
ST_30 : Operation 298 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1124, void, i5 0, void %.split7"   --->   Operation 298 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 299 [1/1] (0.70ns)   --->   "%add_ln691_1124 = add i5 %c8_V, i5 1"   --->   Operation 299 'add' 'add_ln691_1124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 300 [1/1] (0.63ns)   --->   "%icmp_ln890_1168 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 300 'icmp' 'icmp_ln890_1168' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 301 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln18738 = br i1 %icmp_ln890_1168, void %.split5, void" [./dut.cpp:18738]   --->   Operation 302 'br' 'br_ln18738' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln18738 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2160" [./dut.cpp:18738]   --->   Operation 303 'specloopname' 'specloopname_ln18738' <Predicate = (!icmp_ln890_1168)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (0.38ns)   --->   "%br_ln18745 = br void" [./dut.cpp:18745]   --->   Operation 304 'br' 'br_ln18745' <Predicate = (!icmp_ln890_1168)> <Delay = 0.38>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 305 'br' 'br_ln0' <Predicate = (icmp_ln890_1168)> <Delay = 0.00>

State 31 <SV = 8> <Delay = 1.08>
ST_31 : Operation 306 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_1125, void %.split, i2 0, void %.split5"   --->   Operation 306 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i512 %zext_ln1497, void %.split, i512 %in_data_V, void %.split5"   --->   Operation 307 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (0.43ns)   --->   "%add_ln691_1125 = add i2 %n_V, i2 1"   --->   Operation 308 'add' 'add_ln691_1125' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 309 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 310 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 310 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 311 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln18745 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:18745]   --->   Operation 312 'br' 'br_ln18745' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1934"   --->   Operation 313 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_6"   --->   Operation 314 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%data_split_V_addr_321 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:18746]   --->   Operation 315 'getelementptr' 'data_split_V_addr_321' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr_321" [./dut.cpp:18746]   --->   Operation 316 'store' 'store_ln18746' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_31 : Operation 317 [1/1] (0.00ns)   --->   "%r_4 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_6, i32 256, i32 511"   --->   Operation 317 'partselect' 'r_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_4"   --->   Operation 318 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 319 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_31 : Operation 320 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:18750]   --->   Operation 320 'load' 'data_split_V_load' <Predicate = (icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 32 <SV = 9> <Delay = 1.96>
ST_32 : Operation 321 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:18750]   --->   Operation 321 'load' 'data_split_V_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_32 : Operation 322 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 322 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 323 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0 ns)
	'add' operation ('add_ln691') [16]  (0.572 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1123') [24]  (0 ns)
	'sub' operation ('add_i_i720_cast') [34]  (0.706 ns)
	'icmp' operation ('icmp_ln886') [35]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1120') [42]  (0 ns)
	'add' operation ('add_ln691_1120') [43]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1121') [53]  (0 ns)
	'add' operation ('add_ln691_1121') [54]  (0.707 ns)

 <State 6>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [64]  (1.22 ns)
	'store' operation ('store_ln18614', ./dut.cpp:18614) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18583 [65]  (1.2 ns)

 <State 7>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [197]  (0 ns)
	'add' operation ('c2.V') [198]  (0.705 ns)

 <State 8>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1129') [85]  (0 ns)
	'add' operation ('add_ln691_1129') [86]  (0.436 ns)

 <State 9>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1131') [94]  (0 ns)
	'add' operation ('add_ln691_1131') [95]  (0.706 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1133') [107]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr_2') [111]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18582 [117]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18582 [117]  (1.2 ns)

 <State 12>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1136') [120]  (0 ns)
	'add' operation ('add_ln691_1136') [121]  (0.707 ns)

 <State 13>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [145]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 14>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [145]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [146]  (1.22 ns)

 <State 15>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1118') [163]  (0 ns)
	'add' operation ('add_ln691_1118') [164]  (0.708 ns)

 <State 16>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1119') [174]  (0 ns)
	'add' operation ('add_ln691_1119') [175]  (0.707 ns)

 <State 17>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [185]  (1.22 ns)
	'store' operation ('store_ln18673', ./dut.cpp:18673) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18582 [186]  (1.2 ns)

 <State 18>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1128') [206]  (0 ns)
	'add' operation ('add_ln691_1128') [207]  (0.436 ns)

 <State 19>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1130') [215]  (0 ns)
	'add' operation ('add_ln691_1130') [216]  (0.706 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1132') [228]  (0 ns)
	'getelementptr' operation ('local_C_pong_V_addr_1') [232]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18583 [238]  (1.2 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18583 [238]  (1.2 ns)

 <State 22>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1134') [241]  (0 ns)
	'add' operation ('add_ln691_1134') [242]  (0.707 ns)

 <State 23>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [266]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 24>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [266]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [267]  (1.22 ns)

 <State 25>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [287]  (0 ns)
	'add' operation ('c2.V') [288]  (0.705 ns)

 <State 26>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1116') [296]  (0 ns)
	'add' operation ('add_ln691_1116') [297]  (0.436 ns)

 <State 27>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1117') [305]  (0 ns)
	'add' operation ('add_ln691_1117') [306]  (0.706 ns)

 <State 28>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1122') [318]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [322]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18582 [328]  (1.2 ns)

 <State 29>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18582 [328]  (1.2 ns)

 <State 30>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1124') [331]  (0 ns)
	'add' operation ('add_ln691_1124') [332]  (0.707 ns)

 <State 31>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [356]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 32>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [356]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [357]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
