Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: En_Head.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_Head.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_Head"
Output Format                      : NGC
Target Device                      : xc7a100t-2-fgg484

---- Source Options
Top Module Name                    : En_Head
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo8/Guia/ISE/Redundancia_Reloj/Sources/Head.vhd" into library work
Parsing entity <En_Head>.
Parsing architecture <Arq_Head> of entity <en_head>.
WARNING:HDLCompiler:946 - "/home/fede/GIT/Jaquenod/Modulo8/Guia/ISE/Redundancia_Reloj/Sources/Head.vhd" Line 114: Actual for formal port s0 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_Head> (architecture <Arq_Head>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_Head>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo8/Guia/ISE/Redundancia_Reloj/Sources/Head.vhd".
    Found 1-bit register for signal <syn2>.
    Found 1-bit register for signal <syn1>.
    Found 1-bit register for signal <syn1_ant>.
    Found 1-bit register for signal <syn2_ant>.
    Found 1-bit register for signal <BUS_0001_dff_2<31>>.
    Found 1-bit register for signal <BUS_0001_dff_2<30>>.
    Found 1-bit register for signal <BUS_0001_dff_2<29>>.
    Found 1-bit register for signal <BUS_0001_dff_2<28>>.
    Found 1-bit register for signal <BUS_0001_dff_2<27>>.
    Found 1-bit register for signal <BUS_0001_dff_2<26>>.
    Found 1-bit register for signal <BUS_0001_dff_2<25>>.
    Found 1-bit register for signal <BUS_0001_dff_2<24>>.
    Found 1-bit register for signal <BUS_0001_dff_2<23>>.
    Found 1-bit register for signal <BUS_0001_dff_2<22>>.
    Found 1-bit register for signal <BUS_0001_dff_2<21>>.
    Found 1-bit register for signal <BUS_0001_dff_2<20>>.
    Found 1-bit register for signal <BUS_0001_dff_2<19>>.
    Found 1-bit register for signal <BUS_0001_dff_2<18>>.
    Found 1-bit register for signal <BUS_0001_dff_2<17>>.
    Found 1-bit register for signal <BUS_0001_dff_2<16>>.
    Found 1-bit register for signal <BUS_0001_dff_2<15>>.
    Found 1-bit register for signal <BUS_0001_dff_2<14>>.
    Found 1-bit register for signal <BUS_0001_dff_2<13>>.
    Found 1-bit register for signal <BUS_0001_dff_2<12>>.
    Found 1-bit register for signal <BUS_0001_dff_2<11>>.
    Found 1-bit register for signal <BUS_0001_dff_2<10>>.
    Found 1-bit register for signal <BUS_0001_dff_2<9>>.
    Found 1-bit register for signal <BUS_0001_dff_2<8>>.
    Found 1-bit register for signal <BUS_0001_dff_2<7>>.
    Found 1-bit register for signal <BUS_0001_dff_2<6>>.
    Found 1-bit register for signal <BUS_0001_dff_2<5>>.
    Found 1-bit register for signal <BUS_0001_dff_2<4>>.
    Found 1-bit register for signal <BUS_0001_dff_2<3>>.
    Found 1-bit register for signal <BUS_0001_dff_2<2>>.
    Found 1-bit register for signal <BUS_0001_dff_2<1>>.
    Found 1-bit register for signal <BUS_0001_dff_2<0>>.
    Found 1-bit register for signal <BUS_0002_dff_5<31>>.
    Found 1-bit register for signal <BUS_0002_dff_5<30>>.
    Found 1-bit register for signal <BUS_0002_dff_5<29>>.
    Found 1-bit register for signal <BUS_0002_dff_5<28>>.
    Found 1-bit register for signal <BUS_0002_dff_5<27>>.
    Found 1-bit register for signal <BUS_0002_dff_5<26>>.
    Found 1-bit register for signal <BUS_0002_dff_5<25>>.
    Found 1-bit register for signal <BUS_0002_dff_5<24>>.
    Found 1-bit register for signal <BUS_0002_dff_5<23>>.
    Found 1-bit register for signal <BUS_0002_dff_5<22>>.
    Found 1-bit register for signal <BUS_0002_dff_5<21>>.
    Found 1-bit register for signal <BUS_0002_dff_5<20>>.
    Found 1-bit register for signal <BUS_0002_dff_5<19>>.
    Found 1-bit register for signal <BUS_0002_dff_5<18>>.
    Found 1-bit register for signal <BUS_0002_dff_5<17>>.
    Found 1-bit register for signal <BUS_0002_dff_5<16>>.
    Found 1-bit register for signal <BUS_0002_dff_5<15>>.
    Found 1-bit register for signal <BUS_0002_dff_5<14>>.
    Found 1-bit register for signal <BUS_0002_dff_5<13>>.
    Found 1-bit register for signal <BUS_0002_dff_5<12>>.
    Found 1-bit register for signal <BUS_0002_dff_5<11>>.
    Found 1-bit register for signal <BUS_0002_dff_5<10>>.
    Found 1-bit register for signal <BUS_0002_dff_5<9>>.
    Found 1-bit register for signal <BUS_0002_dff_5<8>>.
    Found 1-bit register for signal <BUS_0002_dff_5<7>>.
    Found 1-bit register for signal <BUS_0002_dff_5<6>>.
    Found 1-bit register for signal <BUS_0002_dff_5<5>>.
    Found 1-bit register for signal <BUS_0002_dff_5<4>>.
    Found 1-bit register for signal <BUS_0002_dff_5<3>>.
    Found 1-bit register for signal <BUS_0002_dff_5<2>>.
    Found 1-bit register for signal <BUS_0002_dff_5<1>>.
    Found 1-bit register for signal <BUS_0002_dff_5<0>>.
    Found 32-bit adder for signal <n0035> created at line 78.
    Found 32-bit adder for signal <n0038> created at line 79.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <En_Head> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 66
 1-bit register                                        : 66
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 31-bit adder                                          : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    BUS_0002_dff_5_0 in unit <En_Head>
    BUS_0002_dff_5_1 in unit <En_Head>
    BUS_0002_dff_5_2 in unit <En_Head>
    BUS_0001_dff_2_0 in unit <En_Head>
    BUS_0001_dff_2_1 in unit <En_Head>
    BUS_0001_dff_2_2 in unit <En_Head>


Optimizing unit <En_Head> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_Head, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_Head.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 220
#      GND                         : 1
#      LUT1                        : 60
#      LUT2                        : 2
#      LUT3                        : 10
#      LUT5                        : 8
#      LUT6                        : 16
#      MUXCY                       : 60
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 74
#      FD                          : 2
#      FDC                         : 64
#      FDP                         : 6
#      LDC                         : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGCTRL                    : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      IBUFG                       : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  126800     0%  
 Number of Slice LUTs:                   96  out of  63400     0%  
    Number used as Logic:                96  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    106
   Number with an unused Flip Flop:      32  out of    106    30%  
   Number with an unused LUT:            10  out of    106     9%  
   Number of fully used LUT-FF pairs:    64  out of    106    60%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    285     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)        | Load  |
---------------------------------------------+------------------------------+-------+
OSC2                                         | IBUFG+BUFG                   | 36    |
OSC1                                         | IBUFG+BUFG                   | 36    |
GND_4_o_RST_AND_9_o(GND_4_o_RST_AND_9_o1:O)  | NONE(*)(BUS_0001_dff_2_2_LDC)| 1     |
GND_4_o_RST_AND_15_o(GND_4_o_RST_AND_15_o1:O)| NONE(*)(BUS_0002_dff_5_2_LDC)| 1     |
---------------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.345ns (Maximum Frequency: 298.998MHz)
   Minimum input arrival time before clock: 2.141ns
   Maximum output required time after clock: 3.872ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC1'
  Clock period: 3.345ns (frequency: 298.998MHz)
  Total number of paths / destination ports: 1721 / 69
-------------------------------------------------------------------------
Delay:               3.345ns (Levels of Logic = 3)
  Source:            BUS_0001_dff_2_9 (FF)
  Destination:       BUS_0001_dff_2_29 (FF)
  Source Clock:      OSC1 rising
  Destination Clock: OSC1 rising

  Data Path: BUS_0001_dff_2_9 to BUS_0001_dff_2_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.798  BUS_0001_dff_2_9 (BUS_0001_dff_2_9)
     LUT6:I0->O            3   0.105   0.611  O2Fault<30>12 (O2Fault<30>12)
     LUT5:I2->O            1   0.105   0.357  O2Fault<30>16_SW1 (N8)
     LUT6:I5->O           28   0.105   0.468  GND_4_o_RST_OR_61_o1 (GND_4_o_RST_OR_61_o)
     FDC:CLR                   0.397          BUS_0001_dff_2_29
    ----------------------------------------
    Total                      3.345ns (1.110ns logic, 2.235ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC2'
  Clock period: 3.345ns (frequency: 298.998MHz)
  Total number of paths / destination ports: 1721 / 69
-------------------------------------------------------------------------
Delay:               3.345ns (Levels of Logic = 3)
  Source:            BUS_0002_dff_5_8 (FF)
  Destination:       BUS_0002_dff_5_29 (FF)
  Source Clock:      OSC2 rising
  Destination Clock: OSC2 rising

  Data Path: BUS_0002_dff_5_8 to BUS_0002_dff_5_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.798  BUS_0002_dff_5_8 (BUS_0002_dff_5_8)
     LUT6:I0->O            3   0.105   0.611  O1Fault<30>12 (O1Fault<30>12)
     LUT5:I2->O            1   0.105   0.357  O1Fault<30>16_SW1 (N10)
     LUT6:I5->O           28   0.105   0.468  GND_4_o_RST_OR_94_o1 (GND_4_o_RST_OR_94_o)
     FDC:CLR                   0.397          BUS_0002_dff_5_29
    ----------------------------------------
    Total                      3.345ns (1.110ns logic, 2.235ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC2'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              2.141ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       BUS_0002_dff_5_2_P_2 (FF)
  Destination Clock: OSC2 rising

  Data Path: RST to BUS_0002_dff_5_2_P_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.819  RST_IBUF (RST_IBUF)
     LUT5:I0->O            1   0.105   0.357  O1Fault<30>16_SW0 (N6)
     LUT6:I5->O            4   0.105   0.356  GND_4_o_RST_AND_15_o1 (GND_4_o_RST_AND_15_o)
     FDP:PRE                   0.397          BUS_0002_dff_5_2_P_2
    ----------------------------------------
    Total                      2.141ns (0.608ns logic, 1.533ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC1'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              2.141ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       BUS_0001_dff_2_2_P_2 (FF)
  Destination Clock: OSC1 rising

  Data Path: RST to BUS_0001_dff_2_2_P_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.819  RST_IBUF (RST_IBUF)
     LUT5:I0->O            1   0.105   0.357  O2Fault<30>16_SW0 (N4)
     LUT6:I5->O            4   0.105   0.356  GND_4_o_RST_AND_9_o1 (GND_4_o_RST_AND_9_o)
     FDP:PRE                   0.397          BUS_0001_dff_2_2_P_2
    ----------------------------------------
    Total                      2.141ns (0.608ns logic, 1.533ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_4_o_RST_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.255ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       BUS_0001_dff_2_2_LDC (LATCH)
  Destination Clock: GND_4_o_RST_AND_9_o falling

  Data Path: RST to BUS_0001_dff_2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.396  RST_IBUF (RST_IBUF)
     LUT3:I2->O            4   0.105   0.356  RST_ed1_OR_1_o1 (RST_ed1_OR_1_o)
     LDC:CLR                   0.397          BUS_0001_dff_2_2_LDC
    ----------------------------------------
    Total                      1.255ns (0.503ns logic, 0.752ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_4_o_RST_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.255ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       BUS_0002_dff_5_2_LDC (LATCH)
  Destination Clock: GND_4_o_RST_AND_15_o falling

  Data Path: RST to BUS_0002_dff_5_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.396  RST_IBUF (RST_IBUF)
     LUT3:I2->O            4   0.105   0.356  RST_ed2_OR_64_o1 (RST_ed2_OR_64_o)
     LDC:CLR                   0.397          BUS_0002_dff_5_2_LDC
    ----------------------------------------
    Total                      1.255ns (0.503ns logic, 0.752ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC1'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              3.573ns (Levels of Logic = 5)
  Source:            BUS_0001_dff_2_1_P_1 (FF)
  Destination:       O2Fault (PAD)
  Source Clock:      OSC1 rising

  Data Path: BUS_0001_dff_2_1_P_1 to O2Fault
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.398   0.451  BUS_0001_dff_2_1_P_1 (BUS_0001_dff_2_1_P_1)
     LUT3:I1->O            2   0.105   0.362  BUS_0001_dff_2_110 (BUS_0001_dff_2_1)
     LUT6:I5->O            3   0.105   0.792  O2Fault<30>11 (O2Fault<30>11)
     LUT5:I0->O            2   0.105   0.798  O2Fault<30>16 (O2Fault<30>1)
     LUT6:I0->O            3   0.105   0.351  O2Fault<30>2 (O2Fault_OBUF)
     OBUF:I->O                 0.000          O2Fault_OBUF (O2Fault)
    ----------------------------------------
    Total                      3.573ns (0.818ns logic, 2.755ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_4_o_RST_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.872ns (Levels of Logic = 5)
  Source:            BUS_0001_dff_2_2_LDC (LATCH)
  Destination:       O2Fault (PAD)
  Source Clock:      GND_4_o_RST_AND_9_o falling

  Data Path: BUS_0001_dff_2_2_LDC to O2Fault
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.521   0.627  BUS_0001_dff_2_2_LDC (BUS_0001_dff_2_2_LDC)
     LUT3:I0->O            2   0.105   0.362  BUS_0001_dff_2_110 (BUS_0001_dff_2_1)
     LUT6:I5->O            3   0.105   0.792  O2Fault<30>11 (O2Fault<30>11)
     LUT5:I0->O            2   0.105   0.798  O2Fault<30>16 (O2Fault<30>1)
     LUT6:I0->O            3   0.105   0.351  O2Fault<30>2 (O2Fault_OBUF)
     OBUF:I->O                 0.000          O2Fault_OBUF (O2Fault)
    ----------------------------------------
    Total                      3.872ns (0.941ns logic, 2.931ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC2'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              3.573ns (Levels of Logic = 5)
  Source:            BUS_0002_dff_5_1_P_1 (FF)
  Destination:       O1Fault (PAD)
  Source Clock:      OSC2 rising

  Data Path: BUS_0002_dff_5_1_P_1 to O1Fault
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.398   0.451  BUS_0002_dff_5_1_P_1 (BUS_0002_dff_5_1_P_1)
     LUT3:I1->O            2   0.105   0.362  BUS_0002_dff_5_110 (BUS_0002_dff_5_1)
     LUT6:I5->O            3   0.105   0.792  O1Fault<30>11 (O1Fault<30>11)
     LUT5:I0->O            2   0.105   0.798  O1Fault<30>16 (O1Fault<30>1)
     LUT6:I0->O            3   0.105   0.351  O1Fault<30>2 (O1Fault_OBUF)
     OBUF:I->O                 0.000          O1Fault_OBUF (O1Fault)
    ----------------------------------------
    Total                      3.573ns (0.818ns logic, 2.755ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_4_o_RST_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.872ns (Levels of Logic = 5)
  Source:            BUS_0002_dff_5_2_LDC (LATCH)
  Destination:       O1Fault (PAD)
  Source Clock:      GND_4_o_RST_AND_15_o falling

  Data Path: BUS_0002_dff_5_2_LDC to O1Fault
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.521   0.627  BUS_0002_dff_5_2_LDC (BUS_0002_dff_5_2_LDC)
     LUT3:I0->O            2   0.105   0.362  BUS_0002_dff_5_110 (BUS_0002_dff_5_1)
     LUT6:I5->O            3   0.105   0.792  O1Fault<30>11 (O1Fault<30>11)
     LUT5:I0->O            2   0.105   0.798  O1Fault<30>16 (O1Fault<30>1)
     LUT6:I0->O            3   0.105   0.351  O1Fault<30>2 (O1Fault_OBUF)
     OBUF:I->O                 0.000          O1Fault_OBUF (O1Fault)
    ----------------------------------------
    Total                      3.872ns (0.941ns logic, 2.931ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_4_o_RST_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC2           |         |         |    1.872|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_4_o_RST_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC1           |         |         |    1.872|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC1
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
GND_4_o_RST_AND_15_o|         |    3.536|         |         |
GND_4_o_RST_AND_9_o |         |    3.471|         |         |
OSC1                |    3.345|         |         |         |
OSC2                |    3.237|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC2
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
GND_4_o_RST_AND_15_o|         |    3.471|         |         |
GND_4_o_RST_AND_9_o |         |    3.536|         |         |
OSC1                |    3.237|         |         |         |
OSC2                |    3.345|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.01 secs
 
--> 


Total memory usage is 521332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

