{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 16:10:28 2017 " "Info: Processing started: Fri Nov 03 16:10:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_1 -c final_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_1 -c final_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beep-behave " "Info: Found design unit 1: beep-behave" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 beep " "Info: Found entity 1: beep" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/music_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/music_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_control-behave " "Info: Found design unit 1: music_control-behave" {  } { { "//VBOXSVR/ShareFile/final_1/music_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/music_control.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 music_control " "Info: Found entity 1: music_control" {  } { { "//VBOXSVR/ShareFile/final_1/music_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/music_control.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/play_music.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/play_music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 play_music-arch " "Info: Found design unit 1: play_music-arch" {  } { { "//VBOXSVR/ShareFile/final_1/play_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/play_music.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 play_music " "Info: Found entity 1: play_music" {  } { { "//VBOXSVR/ShareFile/final_1/play_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/play_music.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/save_music.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/save_music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 save_music-arch " "Info: Found design unit 1: save_music-arch" {  } { { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 save_music " "Info: Found entity 1: save_music" {  } { { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/final_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/final_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_1 " "Info: Found entity 1: final_1" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/blocker.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/blocker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocker-arch " "Info: Found design unit 1: blocker-arch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 blocker " "Info: Found entity 1: blocker" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/blocker2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/blocker2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocker2-arch " "Info: Found design unit 1: blocker2-arch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 blocker2 " "Info: Found entity 1: blocker2" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/disp_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_control-arch " "Info: Found design unit 1: disp_control-arch" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp_control " "Info: Found entity 1: disp_control" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/disp_control2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_control2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_control2-arch " "Info: Found design unit 1: disp_control2-arch" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control2.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp_control2 " "Info: Found entity 1: disp_control2" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control2.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/disp_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_display-arch " "Info: Found design unit 1: disp_display-arch" {  } { { "//VBOXSVR/ShareFile/final_1/disp_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_display.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp_display " "Info: Found entity 1: disp_display" {  } { { "//VBOXSVR/ShareFile/final_1/disp_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_display.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/frequency_devider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_devider-arch " "Info: Found design unit 1: frequency_devider-arch" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_devider " "Info: Found entity 1: frequency_devider" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/matrix_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/matrix_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_control-arch " "Info: Found design unit 1: matrix_control-arch" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 matrix_control " "Info: Found entity 1: matrix_control" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/matrix_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/matrix_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_display-arch " "Info: Found design unit 1: matrix_display-arch" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 matrix_display " "Info: Found entity 1: matrix_display" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/sequence_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_generator-arch " "Info: Found design unit 1: sequence_generator-arch" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator " "Info: Found entity 1: sequence_generator" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//VBOXSVR/ShareFile/final_1/test_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/test_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_control-arch " "Info: Found design unit 1: test_control-arch" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_control " "Info: Found entity 1: test_control" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_1 " "Info: Elaborating entity \"final_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_control test_control:inst3 " "Info: Elaborating entity \"test_control\" for hierarchy \"test_control:inst3\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst3" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 344 200 328 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "btn7_re test_control.vhd(76) " "Warning (10631): VHDL Process Statement warning at test_control.vhd(76): inferring latch(es) for signal or variable \"btn7_re\", which holds its previous value in one or more paths through the process" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn7_re test_control.vhd(76) " "Info (10041): Inferred latch for \"btn7_re\" at test_control.vhd(76)" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_devider frequency_devider:inst13 " "Info: Elaborating entity \"frequency_devider\" for hierarchy \"frequency_devider:inst13\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst13" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 120 208 352 312 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk0000002 frequency_devider.vhd(102) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(102): signal \"clk0000002\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk00005 frequency_devider.vhd(119) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(119): signal \"clk00005\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk005 frequency_devider.vhd(135) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(135): signal \"clk005\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk008 frequency_devider.vhd(151) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(151): signal \"clk008\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk01 frequency_devider.vhd(167) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(167): signal \"clk01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk02 frequency_devider.vhd(183) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(183): signal \"clk02\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk025 frequency_devider.vhd(199) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(199): signal \"clk025\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk03 frequency_devider.vhd(215) " "Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(215): signal \"clk03\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocker blocker:inst8 " "Info: Elaborating entity \"blocker\" for hierarchy \"blocker:inst8\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst8" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -136 760 856 -40 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lock blocker.vhd(50) " "Warning (10631): VHDL Process Statement warning at blocker.vhd(50): inferring latch(es) for signal or variable \"lock\", which holds its previous value in one or more paths through the process" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock blocker.vhd(50) " "Info (10041): Inferred latch for \"lock\" at blocker.vhd(50)" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocker2 blocker2:inst2 " "Info: Elaborating entity \"blocker2\" for hierarchy \"blocker2:inst2\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst2" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 512 728 856 608 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lock_flag blocker2.vhd(67) " "Warning (10492): VHDL Process Statement warning at blocker2.vhd(67): signal \"lock_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lock_flag blocker2.vhd(59) " "Warning (10631): VHDL Process Statement warning at blocker2.vhd(59): inferring latch(es) for signal or variable \"lock_flag\", which holds its previous value in one or more paths through the process" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock_flag blocker2.vhd(59) " "Info (10041): Inferred latch for \"lock_flag\" at blocker2.vhd(59)" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_control matrix_control:inst1 " "Info: Elaborating entity \"matrix_control\" for hierarchy \"matrix_control:inst1\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst1" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 512 936 1080 640 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count matrix_control.vhd(75) " "Warning (10492): VHDL Process Statement warning at matrix_control.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count matrix_control.vhd(77) " "Warning (10492): VHDL Process Statement warning at matrix_control.vhd(77): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count matrix_control.vhd(82) " "Warning (10492): VHDL Process Statement warning at matrix_control.vhd(82): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count matrix_control.vhd(86) " "Warning (10492): VHDL Process Statement warning at matrix_control.vhd(86): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lock_signal matrix_control.vhd(65) " "Warning (10631): VHDL Process Statement warning at matrix_control.vhd(65): inferring latch(es) for signal or variable \"lock_signal\", which holds its previous value in one or more paths through the process" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock_signal matrix_control.vhd(65) " "Info (10041): Inferred latch for \"lock_signal\" at matrix_control.vhd(65)" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst11 " "Info: Elaborating entity \"beep\" for hierarchy \"beep:inst11\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst11" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -352 984 1112 -224 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control beep.vhd(51) " "Warning (10492): VHDL Process Statement warning at beep.vhd(51): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button beep.vhd(52) " "Warning (10492): VHDL Process Statement warning at beep.vhd(52): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "key_tmp beep.vhd(48) " "Warning (10631): VHDL Process Statement warning at beep.vhd(48): inferring latch(es) for signal or variable \"key_tmp\", which holds its previous value in one or more paths through the process" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control beep.vhd(75) " "Warning (10492): VHDL Process Statement warning at beep.vhd(75): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[0\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[0\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[1\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[1\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[2\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[2\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[3\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[3\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[4\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[4\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[5\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[5\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[6\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[6\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[7\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[7\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[8\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[8\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[9\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[9\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_tmp\[10\] beep.vhd(48) " "Info (10041): Inferred latch for \"key_tmp\[10\]\" at beep.vhd(48)" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play_music play_music:inst14 " "Info: Elaborating entity \"play_music\" for hierarchy \"play_music:inst14\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst14" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -296 528 688 -200 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_music save_music:inst12 " "Info: Elaborating entity \"save_music\" for hierarchy \"save_music:inst12\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst12" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -296 376 512 -200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable save_music.vhd(58) " "Warning (10492): VHDL Process Statement warning at save_music.vhd(58): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_display disp_display:inst15 " "Info: Elaborating entity \"disp_display\" for hierarchy \"disp_display:inst15\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst15" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 8 1424 1576 200 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_control disp_control:inst25 " "Info: Elaborating entity \"disp_control\" for hierarchy \"disp_control:inst25\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst25" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -168 1136 1296 -40 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count disp_control.vhd(79) " "Warning (10492): VHDL Process Statement warning at disp_control.vhd(79): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_generator sequence_generator:inst26 " "Info: Elaborating entity \"sequence_generator\" for hierarchy \"sequence_generator:inst26\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst26" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -8 216 352 88 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sequence_generator.vhd(75) " "Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(75): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seq sequence_generator.vhd(88) " "Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(88): signal \"seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seq_out sequence_generator.vhd(89) " "Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(89): signal \"seq_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disp_re sequence_generator.vhd(115) " "Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(115): signal \"disp_re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_control2 disp_control2:inst17 " "Info: Elaborating entity \"disp_control2\" for hierarchy \"disp_control2:inst17\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst17" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 520 1168 1296 616 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_display matrix_display:inst9 " "Info: Elaborating entity \"matrix_display\" for hierarchy \"matrix_display:inst9\"" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "inst9" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 360 1424 1584 456 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 54 -1 0 } } { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 57 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "555 " "Info: Implemented 555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "498 " "Info: Implemented 498 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 16:10:34 2017 " "Info: Processing ended: Fri Nov 03 16:10:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
