Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 30 09:40:15 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: turned_on (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: abc_modif/mux/TIME_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ai_sel/clk_10hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: double/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: double/clk_5hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: half/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: half/clk_2p5hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: modif_start/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: modif_start/clk_4hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: no_change/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: no_change/clk_3p75hz/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.084        0.000                      0                  826        0.171        0.000                      0                  826        4.500        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.084        0.000                      0                  794        0.171        0.000                      0                  794        4.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.847        0.000                      0                   32        0.442        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.062ns (23.854%)  route 3.390ns (76.146%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.823     9.604    no_change/clk_200hz/clear
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.513    14.854    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[24]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    no_change/clk_200hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.062ns (23.854%)  route 3.390ns (76.146%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.823     9.604    no_change/clk_200hz/clear
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.513    14.854    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[25]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    no_change/clk_200hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.062ns (23.854%)  route 3.390ns (76.146%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.823     9.604    no_change/clk_200hz/clear
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.513    14.854    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[26]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    no_change/clk_200hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.062ns (23.854%)  route 3.390ns (76.146%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.823     9.604    no_change/clk_200hz/clear
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.513    14.854    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    no_change/clk_200hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.062ns (24.619%)  route 3.252ns (75.381%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.684     9.466    no_change/clk_200hz/clear
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.512    14.853    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    no_change/clk_200hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.062ns (24.619%)  route 3.252ns (75.381%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.684     9.466    no_change/clk_200hz/clear
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.512    14.853    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    no_change/clk_200hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.062ns (24.619%)  route 3.252ns (75.381%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.684     9.466    no_change/clk_200hz/clear
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.512    14.853    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    no_change/clk_200hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.062ns (24.619%)  route 3.252ns (75.381%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.684     9.466    no_change/clk_200hz/clear
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.512    14.853    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    no_change/clk_200hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.062ns (25.015%)  route 3.183ns (74.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.616     9.398    no_change/clk_200hz/clear
    SLICE_X63Y30         FDRE                                         r  no_change/clk_200hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.508    14.849    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  no_change/clk_200hz/count_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    no_change/clk_200hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.062ns (25.015%)  route 3.183ns (74.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.631     5.152    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.999     6.607    no_change/clk_200hz/count_reg[27]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.757 f  no_change/clk_200hz/count[0]_i_9__7/O
                         net (fo=1, routed)           0.445     7.201    no_change/clk_200hz/count[0]_i_9__7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.332     7.533 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           1.124     8.658    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.616     9.398    no_change/clk_200hz/clear
    SLICE_X63Y30         FDRE                                         r  no_change/clk_200hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.508    14.849    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  no_change/clk_200hz/count_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    no_change/clk_200hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 abc_modif/mux/clk_10hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/TIME_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.439    abc_modif/mux/clk_10hz/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/clk_10hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  abc_modif/mux/clk_10hz/my_clk_reg/Q
                         net (fo=2, routed)           0.067     1.670    abc_modif/mux/time_10hz
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/TIME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.825     1.952    abc_modif/mux/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/TIME_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.060     1.499    abc_modif/mux/TIME_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 no_change/clk_3p75hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_3p75hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  no_change/clk_3p75hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  no_change/clk_3p75hz/my_clk_reg/Q
                         net (fo=2, routed)           0.164     1.774    no_change/clk_3p75hz/my_clk_reg_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  no_change/clk_3p75hz/my_clk_i_1__8/O
                         net (fo=1, routed)           0.000     1.819    no_change/clk_3p75hz/my_clk_i_1__8_n_0
    SLICE_X30Y46         FDRE                                         r  no_change/clk_3p75hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  no_change/clk_3p75hz/my_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.567    no_change/clk_3p75hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 no_change/clk_200hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.591     1.474    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  no_change/clk_200hz/count_reg[27]/Q
                         net (fo=3, routed)           0.117     1.732    no_change/clk_200hz/count_reg[27]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  no_change/clk_200hz/count_reg[24]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.840    no_change/clk_200hz/count_reg[24]_i_1__7_n_4
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.860     1.987    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    no_change/clk_200hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 no_change/clk_3p75hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_3p75hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  no_change/clk_3p75hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  no_change/clk_3p75hz/count_reg[19]/Q
                         net (fo=3, routed)           0.117     1.704    no_change/clk_3p75hz/count_reg[19]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  no_change/clk_3p75hz/count_reg[16]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.812    no_change/clk_3p75hz/count_reg[16]_i_1__8_n_4
    SLICE_X31Y46         FDRE                                         r  no_change/clk_3p75hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  no_change/clk_3p75hz/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    no_change/clk_3p75hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 no_change/clk_200hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.473    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  no_change/clk_200hz/count_reg[23]/Q
                         net (fo=3, routed)           0.118     1.732    no_change/clk_200hz/count_reg[23]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  no_change/clk_200hz/count_reg[20]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.840    no_change/clk_200hz/count_reg[20]_i_1__7_n_4
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.859     1.986    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  no_change/clk_200hz/count_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    no_change/clk_200hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 no_change/clk_3p75hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_3p75hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  no_change/clk_3p75hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  no_change/clk_3p75hz/count_reg[31]/Q
                         net (fo=3, routed)           0.118     1.706    no_change/clk_3p75hz/count_reg[31]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  no_change/clk_3p75hz/count_reg[28]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.814    no_change/clk_3p75hz/count_reg[28]_i_1__8_n_4
    SLICE_X31Y49         FDRE                                         r  no_change/clk_3p75hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.833     1.960    no_change/clk_3p75hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  no_change/clk_3p75hz/count_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    no_change/clk_3p75hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 abc_modif/mux/clk_10hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.439    abc_modif/mux/clk_10hz/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/clk_10hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  abc_modif/mux/clk_10hz/my_clk_reg/Q
                         net (fo=2, routed)           0.174     1.777    abc_modif/mux/clk_10hz/time_10hz
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  abc_modif/mux/clk_10hz/my_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.822    abc_modif/mux/clk_10hz/my_clk_i_1__1_n_0
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/clk_10hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.825     1.952    abc_modif/mux/clk_10hz/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  abc_modif/mux/clk_10hz/my_clk_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.120     1.559    abc_modif/mux/clk_10hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 double/clk_5hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            double/clk_5hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.562     1.445    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  double/clk_5hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  double/clk_5hz/my_clk_reg/Q
                         net (fo=2, routed)           0.168     1.754    double/clk_5hz/my_clk_reg_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  double/clk_5hz/my_clk_i_1__4/O
                         net (fo=1, routed)           0.000     1.799    double/clk_5hz/my_clk_i_1__4_n_0
    SLICE_X35Y46         FDRE                                         r  double/clk_5hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.831     1.958    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  double/clk_5hz/my_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    double/clk_5hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 half/clk_2p5hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half/clk_2p5hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  half/clk_2p5hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  half/clk_2p5hz/my_clk_reg/Q
                         net (fo=2, routed)           0.168     1.755    half/clk_2p5hz/my_clk_reg_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  half/clk_2p5hz/my_clk_i_1__6/O
                         net (fo=1, routed)           0.000     1.800    half/clk_2p5hz/my_clk_i_1__6_n_0
    SLICE_X37Y45         FDRE                                         r  half/clk_2p5hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  half/clk_2p5hz/my_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    half/clk_2p5hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.554     1.437    abc_modif/mux/clk_10hz/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  abc_modif/mux/clk_10hz/count_reg[3]/Q
                         net (fo=3, routed)           0.119     1.697    abc_modif/mux/clk_10hz/count_reg[3]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  abc_modif/mux/clk_10hz/count_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.805    abc_modif/mux/clk_10hz/count_reg[0]_i_2__1_n_4
    SLICE_X55Y23         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.822     1.949    abc_modif/mux/clk_10hz/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    abc_modif/mux/clk_10hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   abc_modif/mux/TIME_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   abc_modif/mux/clk_10hz/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   abc_modif/mux/clk_10hz/my_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   ai_sel/clk_10hz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   ai_sel/clk_10hz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   ai_sel/clk_10hz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   ai_sel/clk_10hz/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   abc_modif/mux/TIME_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   abc_modif/mux/clk_10hz/my_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   ai_sel/clk_10hz/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   double/clk_200hz/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   half/clk_200hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   half/clk_200hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   half/clk_200hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   half/clk_200hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   half/clk_200hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   half/clk_200hz/count_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.478ns (29.988%)  route 1.116ns (70.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.116     6.679    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y40         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y40         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y40         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.478ns (29.988%)  route 1.116ns (70.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.116     6.679    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y40         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y40         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y40         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.478ns (29.988%)  route 1.116ns (70.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.116     6.679    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y40         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y40         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y40         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.478ns (29.988%)  route 1.116ns (70.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.116     6.679    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y40         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y40         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y40         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.478ns (32.839%)  route 0.978ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.978     6.541    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y39         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.478ns (32.839%)  route 0.978ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.978     6.541    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y39         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.478ns (32.839%)  route 0.978ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.978     6.541    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y39         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.478ns (32.839%)  route 0.978ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.978     6.541    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y39         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.450    14.791    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDCE (Recov_fdce_C_CLR)     -0.490    14.526    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.478ns (36.589%)  route 0.828ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.828     6.392    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y36         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.447    14.788    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y36         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y36         FDCE (Recov_fdce_C_CLR)     -0.490    14.523    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.478ns (36.589%)  route 0.828ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.564     5.085    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.828     6.392    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y36         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.447    14.788    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y36         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y36         FDCE (Recov_fdce_C_CLR)     -0.490    14.523    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  8.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.849%)  route 0.206ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.206     1.801    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y33         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.830     1.957    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.120     1.359    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.849%)  route 0.206ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.206     1.801    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y33         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.830     1.957    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.120     1.359    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.849%)  route 0.206ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.206     1.801    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y33         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.830     1.957    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.120     1.359    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.849%)  route 0.206ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.206     1.801    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y33         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.830     1.957    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.120     1.359    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.787%)  route 0.215ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.215     1.810    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y35         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.120     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.787%)  route 0.215ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.215     1.810    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y35         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.120     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.787%)  route 0.215ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.215     1.810    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y35         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.120     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.787%)  route 0.215ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.215     1.810    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y35         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.959    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.120     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.859%)  route 0.265ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.265     1.860    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y37         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.833     1.960    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.120     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.859%)  route 0.265ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.447    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.265     1.860    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X54Y37         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.833     1.960    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.120     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.498    





