Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 23 01:15:59 2018
| Host         : DESKTOP-QL6EBFQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FSM_Stopwatch_control_sets_placed.rpt
| Design       : FSM_Stopwatch
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            8 |
|     10 |            1 |
|     14 |            3 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |             246 |           36 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             110 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------+------------------------------------+------------------+----------------+
|  clk100mhz_IBUF_BUFG | START_DEBOUNCER/sample[0]_i_1_n_0   |                                    |                1 |              2 |
|  clk100mhz_IBUF_BUFG | STOP_DEBOUNCER/sample[0]_i_1__0_n_0 |                                    |                1 |              2 |
|  STOP_DEBOUNCER/E[0] |                                     |                                    |                1 |              6 |
|  cntClockIn_BUFG     | CTR/a[3]_7                          | CTR/b[4]_4                         |                1 |              8 |
|  cntClockIn_BUFG     | CTR/a[1]_11                         | CTR/b[2]_8                         |                1 |              8 |
|  cntClockIn_BUFG     | CTR/a[6]_1                          | CTR/b[7]_0                         |                1 |              8 |
|  cntClockIn_BUFG     | CTR/a[2]_9                          | CTR/b[3]_6                         |                1 |              8 |
|  cntClockIn_BUFG     | CTR/a[4]_5                          | CTR/b[5]_2                         |                2 |              8 |
|  cntClockIn_BUFG     | CTR/a[0]_13                         | CTR/b[1]_10                        |                1 |              8 |
|  cntClockIn_BUFG     | CTR/a[5]_3                          | CTR/b[6]_12                        |                1 |              8 |
|  clk100mhz_IBUF_BUFG | SDC/a2                              | SDC/b[3]_i_1_n_0                   |                1 |              8 |
|  cntClockIn_BUFG     | en_reg_n_0                          | CTR/a[0][0]_i_1_n_0                |                1 |             10 |
|  cntClockIn_BUFG     |                                     |                                    |                7 |             14 |
|  clk100mhz_IBUF_BUFG |                                     |                                    |                5 |             14 |
|  clk100mhz_IBUF_BUFG |                                     | BTN_RESET_IBUF                     |                3 |             14 |
|  clk100mhz_IBUF_BUFG | SDC/a2                              |                                    |                4 |             16 |
|  clk100mhz_IBUF_BUFG | START_DEBOUNCER/sample[0]_i_1_n_0   | START_DEBOUNCER/sample[9]_i_1_n_0  |                2 |             18 |
|  clk100mhz_IBUF_BUFG | STOP_DEBOUNCER/sample[0]_i_1__0_n_0 | STOP_DEBOUNCER/sample[9]_i_1_n_0   |                3 |             18 |
|  clk100mhz_IBUF_BUFG |                                     | CDIV/clear                         |                7 |             54 |
|  clk100mhz_IBUF_BUFG |                                     | SDC/a2                             |               11 |             56 |
|  clk100mhz_IBUF_BUFG |                                     | START_DEBOUNCER/count[0]_i_1_n_0   |                8 |             64 |
|  clk100mhz_IBUF_BUFG |                                     | STOP_DEBOUNCER/count[0]_i_1__0_n_0 |                8 |             64 |
+----------------------+-------------------------------------+------------------------------------+------------------+----------------+


