

================================================================
== Vivado HLS Report for 'strm_words2bytes'
================================================================
* Date:           Wed Jun  5 12:04:34 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.957|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  745|    1|  745|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- WORDS2BYTES_LOOP  |    0|  744|         2|          -|          -| 0 ~ 372 |    no    |
        +--------------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i_i)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_i_i = alloca i24"   --->   Operation 4 'alloca' 'p_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %words_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %bytes_out_len_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%bytes_out_len_loc_re = call i14 @_ssdm_op_Read.ap_fifo.i14P(i14* %bytes_out_len_loc)"   --->   Operation 8 'read' 'bytes_out_len_loc_re' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = zext i14 %bytes_out_len_loc_re to i17" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 10 'zext' 'tmp_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_i_i = phi i16 [ 0, %entry ], [ %i, %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.i ]"   --->   Operation 12 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_i_i_load = load i24* %p_0_i_i" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 13 'load' 'p_0_i_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_cast_i_i = zext i24 %p_0_i_i_load to i32" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 14 'zext' 'p_0_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %i_i_i to i2" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 15 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast_i_i = zext i16 %i_i_i to i17" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 16 'zext' 'i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.42ns)   --->   "%exitcond_i_i = icmp eq i17 %i_cast_i_i, %tmp_cast_i_i" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 17 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.07ns)   --->   "%i = add i16 1, %i_i_i" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %1" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 20 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str3)" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 21 'specregionbegin' 'tmp_5_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 372, i32 186, [1 x i8]* @p_str2) nounwind" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:129]   --->   Operation 22 'speclooptripcount' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%tmp_2_i_i = icmp eq i2 %tmp, 0" [./bytestrm_util.h:145->bytestrm_dwordproc.cpp:129]   --->   Operation 23 'icmp' 'tmp_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br i1 %tmp_2_i_i, label %2, label %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.i" [./bytestrm_util.h:145->bytestrm_dwordproc.cpp:129]   --->   Operation 24 'br' <Predicate = (!exitcond_i_i)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %words_in_V)" [./bytestrm_util.h:146->bytestrm_dwordproc.cpp:129]   --->   Operation 25 'read' 'tmp_4' <Predicate = (!exitcond_i_i & tmp_2_i_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.i" [./bytestrm_util.h:148->bytestrm_dwordproc.cpp:129]   --->   Operation 26 'br' <Predicate = (!exitcond_i_i & tmp_2_i_i)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_1_i_i = phi i32 [ %tmp_4, %2 ], [ %p_0_cast_i_i, %1 ]"   --->   Operation 27 'phi' 'p_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmpbyte = trunc i32 %p_0_1_i_i to i8" [./bytestrm_util.h:150->bytestrm_dwordproc.cpp:129]   --->   Operation 28 'trunc' 'tmpbyte' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmpword_V_1_cast_i_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_0_1_i_i, i32 8, i32 31)" [./bytestrm_util.h:151->bytestrm_dwordproc.cpp:129]   --->   Operation 29 'partselect' 'tmpword_V_1_cast_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:156->bytestrm_dwordproc.cpp:129]   --->   Operation 30 'write' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "store i24 %tmpword_V_1_cast_i_i, i24* %p_0_i_i" [./bytestrm_util.h:151->bytestrm_dwordproc.cpp:129]   --->   Operation 31 'store' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (exitcond_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:156->bytestrm_dwordproc.cpp:129]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str3, i32 %tmp_5_i_i)" [./bytestrm_util.h:157->bytestrm_dwordproc.cpp:129]   --->   Operation 34 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [./bytestrm_util.h:143->bytestrm_dwordproc.cpp:129]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bytes_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ words_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bytes_out_len_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_i_i              (alloca           ) [ 0011]
StgValue_5           (specinterface    ) [ 0000]
StgValue_6           (specinterface    ) [ 0000]
StgValue_7           (specinterface    ) [ 0000]
bytes_out_len_loc_re (read             ) [ 0000]
StgValue_9           (specinterface    ) [ 0000]
tmp_cast_i_i         (zext             ) [ 0011]
StgValue_11          (br               ) [ 0111]
i_i_i                (phi              ) [ 0010]
p_0_i_i_load         (load             ) [ 0000]
p_0_cast_i_i         (zext             ) [ 0000]
tmp                  (trunc            ) [ 0000]
i_cast_i_i           (zext             ) [ 0000]
exitcond_i_i         (icmp             ) [ 0011]
i                    (add              ) [ 0111]
StgValue_19          (br               ) [ 0000]
StgValue_20          (specloopname     ) [ 0000]
tmp_5_i_i            (specregionbegin  ) [ 0001]
StgValue_22          (speclooptripcount) [ 0000]
tmp_2_i_i            (icmp             ) [ 0011]
StgValue_24          (br               ) [ 0000]
tmp_4                (read             ) [ 0000]
StgValue_26          (br               ) [ 0000]
p_0_1_i_i            (phi              ) [ 0000]
tmpbyte              (trunc            ) [ 0001]
tmpword_V_1_cast_i_i (partselect       ) [ 0000]
StgValue_31          (store            ) [ 0000]
StgValue_32          (ret              ) [ 0000]
StgValue_33          (write            ) [ 0000]
empty                (specregionend    ) [ 0000]
StgValue_35          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bytes_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="words_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bytes_out_len_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes_out_len_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i14P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_i_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_i_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bytes_out_len_loc_re_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytes_out_len_loc_re/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_i_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="1"/>
<pin id="105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_i_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_0_1_i_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_0_1_i_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="24" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_i_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_cast_i_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_0_i_i_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="1"/>
<pin id="130" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_i_i_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_0_cast_i_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_cast_i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_cast_i_i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond_i_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="14" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_2_i_i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmpbyte_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmpbyte/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmpword_V_1_cast_i_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpword_V_1_cast_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_31_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_0_i_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="1"/>
<pin id="183" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_i_i "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_cast_i_i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="1"/>
<pin id="189" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_i_i "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmpbyte_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpbyte "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="90" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="84" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="139"><net_src comp="107" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="107" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="107" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="117" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="117" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="80" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="190"><net_src comp="124" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="198"><net_src comp="149" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="206"><net_src comp="161" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytes_out_V | {3 }
 - Input state : 
	Port: strm_words2bytes : words_in_V | {2 }
	Port: strm_words2bytes : bytes_out_len_loc | {1 }
  - Chain level:
	State 1
	State 2
		p_0_cast_i_i : 1
		tmp : 1
		i_cast_i_i : 1
		exitcond_i_i : 2
		i : 1
		StgValue_19 : 3
		tmp_2_i_i : 2
		StgValue_24 : 3
		p_0_1_i_i : 4
		tmpbyte : 5
		tmpword_V_1_cast_i_i : 5
		StgValue_30 : 6
		StgValue_31 : 6
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |             i_fu_149            |    0    |    23   |
|----------|---------------------------------|---------|---------|
|   icmp   |       exitcond_i_i_fu_144       |    0    |    13   |
|          |         tmp_2_i_i_fu_155        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|   read   | bytes_out_len_loc_re_read_fu_84 |    0    |    0    |
|          |         tmp_4_read_fu_90        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_96         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       tmp_cast_i_i_fu_124       |    0    |    0    |
|   zext   |       p_0_cast_i_i_fu_131       |    0    |    0    |
|          |        i_cast_i_i_fu_140        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |            tmp_fu_136           |    0    |    0    |
|          |          tmpbyte_fu_161         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|   tmpword_V_1_cast_i_i_fu_166   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    44   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_i_i_reg_103   |   16   |
|      i_reg_195     |   16   |
|  p_0_1_i_i_reg_114 |   32   |
|   p_0_i_i_reg_181  |   24   |
|tmp_cast_i_i_reg_187|   17   |
|   tmpbyte_reg_203  |    8   |
+--------------------+--------+
|        Total       |   113  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   113  |   53   |
+-----------+--------+--------+--------+
