
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 22:50:48 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis'
Sourcing Tcl script 'run_slr2.tcl'
INFO: [HLS 200-1510] Running: open_project out_slr2.prj -reset 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj'.
INFO: [HLS 200-1510] Running: set_top kernel_correlation 
INFO: [HLS 200-1510] Running: add_files SLR2.cpp 
INFO: [HLS 200-10] Adding design file 'SLR2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'SLR2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.58 seconds. CPU system time: 2.07 seconds. Elapsed time: 22.64 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'corr_k' is marked as complete unroll implied by the pipeline pragma (SLR2.cpp:60:17)
INFO: [HLS 214-291] Loop 'l_S_x_0_x2' is marked as complete unroll implied by the pipeline pragma (SLR2.cpp:27:14)
INFO: [HLS 214-186] Unrolling loop 'corr_k' (SLR2.cpp:60:17) in function 'compute_corr' completely with a factor of 260 (SLR2.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'l_S_x_0_x2' (SLR2.cpp:27:14) in function 'center_reduce' completely with a factor of 260 (SLR2.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'data_centered': Complete partitioning on dimension 1. (SLR2.cpp:79:9)
INFO: [HLS 214-248] Applying array_partition to 'v57': Complete partitioning on dimension 1. (SLR2.cpp:78:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.17 seconds. CPU system time: 0.86 seconds. Elapsed time: 7.34 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.5 seconds; current allocated memory: 520.180 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'corr_i' (SLR2.cpp:51:19) in function 'compute_corr' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'v28_0' (SLR2.cpp:41:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.79 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_correlation' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'center_reduce' 
INFO: [HLS 200-10] -------------------------INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 29.51 seconds; current allocated memory: 619.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_correlation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.56 seconds; current allocated memory: 619.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.01 secondINFO: [SCHED 204-61] Pipelining loop 'corr_j'.
INFO: [HLS 200-1470] INFO: [HLS 200-10] ----------------------------------------------------------INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.78 seconds. CPU system time: 0.14 seconds. Elapsed time:INFO: [HLS 200-1030] Apply Unified Pipeline Control onINFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 2INFO: [RTGEN 206-104] Estimated max fanout for INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 22.29 seconds; current allocated memory: 674.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_corr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.35 seconds; current allocated memory: 674.168 MB.
INFO: [BIND 205-100] INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_correlation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v56_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_correlation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.54 seconds; current allocated memory: 674.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.9 seconds; current allocated memory: 674.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'center_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'center_reduce' pipeline 'l_S_y_0_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'center_reduce' is 27296 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_13_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_10_full_dsp_1': 260 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 260 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'center_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.59 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.88 seconds; current allocated memory: 674.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_corr_Pipeline_corr_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_corr_Pipeline_corr_j' pipeline 'corr_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_corr_Pipeline_corr_j' is 191757 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_10_full_dsp_1': 260 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 260 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_corr_Pipeline_corr_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 49.93 seconds. CPU system time: 1.71 seconds. Elapsed time: 51.91 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_corr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_corr' is 8336 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_10_full_dsp_1': 260 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_corr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 14.12 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_correlation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/mean_passed_on' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/stddev' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_240' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_241' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_242' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_243' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_244' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_245' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_246' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_247' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_248' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_249' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_250' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_251' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_252' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_253' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_254' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_255' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_256' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_257' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_258' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v57_259' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation/v58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_correlation' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_correlation' is 22378 from HDL expression: (1'b1 == ap_CS_fsm_state2)
IINFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:54:40 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_correlation
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# seINFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.63 seconds. CPU system time: 0.2 seconds. Elapsed time: 19.06 seconds; current allocated memory: 1.756 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_correlation.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_correlation.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 547.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 225.37 seconds. CPU system time: 8.02 seconds. Elapsed time: 257.61 seconds; current allocated memory: 308.344 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3016.773 ; gain = 2.023 ; free physical = 154232 ; free virtual = 666375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_dmul_64ns_64ns_64_13_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:57:01 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_correlation
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_correlation:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out_slr2.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1 kernel_correlation_fptrunc_64ns_32_2_no_dsp_1 kernel_correlation_fpext_32ns_64_2_no_dsp_1 kernel_c
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 201097
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.734 ; gain = 338.750 ; free physical = 129116 ; free virtual = 642804
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2852.367 ; gain = 2.023 ; free physical = 132613 ; free virtual = 648622
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.367 ; gain = 0.000 ; free physical = 139006 ; free virtual = 654953
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2403
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.391 ; gain = 338.719 ; free physical = 136659 ; free virtual = 651985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1963-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1963-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3838.312 ; gain = 416.641 ; free physical = 137690 ; free virtual = 653017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3856.113 ; gain = 434.441 ; free physical = 137676 ; free virtual = 653003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3856.113 ; gain = 434.441 ; free physical = 137676 ; free virtual = 653003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3856.117 ; gain = 0.000 ; free physical = 137664 ; free virtual = 652991
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/a
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10891
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.891 ; gain = 338.781 ; free physical = 131825 ; free virtual = 647955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-10671-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-10671-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3838.812 ; gain = 418.703 ; free physical = 132829 ; free virtual = 648959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3856.613 ; gain = 436.504 ; free physical = 132827 ; free virtual = 648958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3856.613 ; gain = 436.504 ; free physical = 132827 ; free virtual = 648958
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3856.617 ; gain = 0.000 ; free physical = 132799 ; free virtual = 648930
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/kernel_correlation.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/kernel_correlation.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3967.211 ; gain = 0.000 ; free physical = 140541 ; free virtual = 656672
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3967.211 ; gain = 0.000 ; free physical = 140538 ; free virtual = 656669
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3967.211 ; gain = 547.102 ; free physical = 140799 ; free virtual = 656931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3967.211 ; gain = 547.102 ; free physical = 140799 ; free virtual = 656931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3967.211 ; gain = 547.102 ; free physical = 140800 ; free virtual = 656932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3967.211 ; gain = 547.102 ; free physical = 140805 ; free virtual = 656938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3967.211 ; gain = 547.102 ; free physical = 140801 ; free virtual = 656938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4258.055 ; gain = 837.945 ; free physical = 141389 ; free virtual = 657527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4262.047 ; gain = 841.938 ; free physical = 141385 ; free virtual = 657523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 4289.086 ; gain = 868.977 ; free physical = 141382 ; free virtual = 657520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141217 ; free virtual = 657355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141216 ; free virtual = 657354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141228 ; free virtual = 657366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141226 ; free virtual = 657364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141225 ; free virtual = 657364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141222 ; free virtual = 657361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.090 ; gain = 868.980 ; free physical = 141222 ; free virtual = 657360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 4289.090 ; gain = 758.383 ; free physical = 141279 ; free virtual = 657417
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4289.094 ; gain = 868.980 ; free physical = 141276 ; free virtual = 657415
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4289.094 ; gain = 0.000 ; free physical = 141356 ; free virtual = 657495
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.719 ; gain = 0.000 ; free physical = 141393 ; free virtual = 657532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5472b13
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 4380.719 ; gain = 1362.945 ; free physical = 141590 ; free virtual = 657728
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 23:31:17 2023...
[Wed Nov 15 23:31:28 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:35:30 ; elapsed = 00:33:51 . Memory (MB): peak = 3152.449 ; gain = 0.000 ; free physical = 143721 ; free virtual = 659853
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 23:31:28 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5254.352 ; gain = 0.000 ; free physical = 139205 ; free virtual = 655512
INFO: [Netlist 29-17] Analyzing 33832 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/kernel_correlation.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/kernel_correlation.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 6759.223 ; gain = 0.000 ; free physical = 136591 ; free virtual = 652907
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1308 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1301 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances

open_run: Time (s): cpu = 00:03:35 ; elapsed = 00:03:55 . Memory (MB): peak = 6759.223 ; gain = 3606.773 ; free physical = 137152 ; free virtual = 653468
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 23:35:23 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_correlation_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_correlation_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6771.184 ; gain = 11.961 ; free physical = 136947 ; free virtual = 653264
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_correlation_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:06:43 ; elapsed = 00:02:12 . Memory (MB): peak = 10511.887 ; gain = 3740.703 ; free physical = 133281 ; free virtual = 649599
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_correlation_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_correlation_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 10511.887 ; gain = 0.000 ; free physical = 132830 ; free virtual = 649148
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_correlation_failfast_synth.rpt
 -I- design metrics completed in 28 seconds
 -I- DONT_TOUCH metric completed in 7 seconds
 -I- MARK_DEBUG metric completed in 7 seconds
 -I- utilization metrics completed in 13 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 52 seconds
 -I- average fanout metrics completed in 97 seconds (7 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
tcmalloc: large alloc 1308631040 bytes == 0x2d09e6000 @  0x7f8305f9763f 0x7f83052e6f79
tcmalloc: large alloc 1677729792 bytes == 0x3509ea000 @  0x7f8305f96644 0x7f83000ffdf9
tcmalloc: large alloc 1677729792 bytes == 0x2a99e4000 @  0x7f8305f96644 0x7f83000ffdf9
tcmalloc: large alloc 2216648704 bytes == 0x3bfaea000 @  0x7f8305f9763f 0x7f83052e6f79
 -I- non-FD high fanout nets completed in 62 seconds
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2616/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2617/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2618/kernel_correlation_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -I- path budgeting metrics completed in 40 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 22.41% | OK     |
#  | FD                                                        | 50%       | 14.32% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.21%  | OK     |
#  | CARRY8                                                    | 25%       | 19.96% | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 14.49% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 6.45%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 10.47% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 2646   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.01   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/kernel_correlation_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 307 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 23:43:24 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 23:43:24 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 23:43:27 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 23:43:37 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 23:43:39 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 23:43:39 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 23:43:39 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 292191 373261 1308 260 0 13276 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 292191 AVAIL_FF 2607360 FF 373261 AVAIL_DSP 9024 DSP 1308 AVAIL_BRAM 4032 BRAM 260 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 13276 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/report/verilog/kernel_correlation_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr2.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 23:43:41 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         292191
FF:          373261
DSP:           1308
BRAM:           260
URAM:             0
LATCH:            0
SRL:          13276
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 23:43:41 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
report_design_analysis: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 23484.699 ; gain = 0.000 ; free physical = 128096 ; free virtual = 644989
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 23:45:51 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:59 ; elapsed = 00:02:11 . Memory (MB): peak = 23484.699 ; gain = 48.023 ; free physical = 128132 ; free virtual = 644721
[Wed Nov 15 23:45:51 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5136.941 ; gain = 98.992 ; free physical = 124456 ; free virtual = 641045
INFO: [Netlist 29-17] Analyzing 33832 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 8946.836 ; gain = 0.000 ; free physical = 121139 ; free virtual = 638322
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1308 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1301 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:02:39 ; elapsed = 00:02:20 . Memory (MB): peak = 8946.836 ; gain = 5937.988 ; free physical = 121111 ; free virtual = 638297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 9010.859 ; gain = 64.023 ; free physical = 121201 ; free virtual = 638953

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 81c76f6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9010.859 ; gain = 0.000 ; free physical = 121181 ; free virtual = 638936

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 260 inverter(s) to 2340 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ab62683

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 9010.859 ; gain = 0.000 ; free physical = 122376 ; free virtual = 640202
INFO: [Opt 31-389] Phase Retarget created 6250 cells and removed 6801 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b8d314bf

Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 9010.859 ; gain = 0.000 ; free physical = 122484 ; free virtual = 640311
INFO: [Opt 31-389] Phase Constant propagation created 2885 cells and removed 10283 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11a0d78a9

Time (s): cpu = 00:01:48 ; elapsed = 00:01:03 . Memory (MB): peak = 9010.859 ; gain = 0.000 ; free physical = 122333 ; free virtual = 640316
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17175 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11a0d78a9

Time (s): cpu = 00:01:56 ; elapsed = 00:01:11 . Memory (MB): peak = 9034.871 ; gain = 24.012 ; free physical = 123672 ; free virtual = 640261
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1afa185a5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 9034.871 ; gain = 24.012 ; free physical = 123717 ; free virtual = 640307
INFO: [Opt 31-389] Phase Shift Register Optimization created 8 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e28cf245

Time (s): cpu = 00:02:02 ; elapsed = 00:01:18 . Memory (MB): peak = 9034.871 ; gain = 24.012 ; free physical = 123708 ; free virtual = 640298
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            6250  |            6801  |                                              0  |
|  Constant propagation         |            2885  |           10283  |                                              0  |
|  Sweep                        |               0  |           17175  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               8  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 9034.871 ; gain = 0.000 ; free physical = 123591 ; free virtual = 640182
Ending Logic Optimization Task | Checksum: b70e4dcd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:47 . Memory (MB): peak = 9034.871 ; gain = 24.012 ; free physical = 123590 ; free virtual = 640181

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 260 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 520
Ending PowerOpt Patch Enables Task | Checksum: b70e4dcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11809.383 ; gain = 0.000 ; free physical = 122147 ; free virtual = 638985
Ending Power Optimization Task | Checksum: b70e4dcd

Time (s): cpu = 00:05:23 ; elapsed = 00:01:43 . Memory (MB): peak = 11809.383 ; gain = 2774.512 ; free physical = 122719 ; free virtual = 639557

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b70e4dcd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11809.383 ; gain = 0.000 ; free physical = 122717 ; free virtual = 639555

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 11809.383 ; gain = 0.000 ; free physical = 122704 ; free virtual = 639542
Ending Netlist Obfuscation Task | Checksum: b70e4dcd

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 11809.383 ; gain = 0.000 ; free physical = 122702 ; free virtual = 639540
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:14 ; elapsed = 00:03:44 . Memory (MB): peak = 11809.383 ; gain = 2862.547 ; free physical = 122707 ; free virtual = 639545
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:16 ; elapsed = 00:02:29 . Memory (MB): peak = 11857.406 ; gain = 48.023 ; free physical = 120337 ; free virtual = 637431
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:50 ; elapsed = 00:01:33 . Memory (MB): peak = 11873.414 ; gain = 16.008 ; free physical = 118933 ; free virtual = 636033
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 11873.418 ; gain = 0.000 ; free physical = 118856 ; free virtual = 635956
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 24a6956c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.55 . Memory (MB): peak = 11873.418 ; gain = 0.000 ; free physical = 118871 ; free virtual = 635971
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 11873.418 ; gain = 0.000 ; free physical = 118873 ; free virtual = 635974

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6d8fec7

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 11873.418 ; gain = 0.000 ; free physical = 119066 ; free virtual = 636166

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d4b30bf8

Time (s): cpu = 00:06:06 ; elapsed = 00:03:00 . Memory (MB): peak = 13048.047 ; gain = 1174.629 ; free physical = 118314 ; free virtual = 635414

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d4b30bf8

Time (s): cpu = 00:06:07 ; elapsed = 00:03:00 . Memory (MB): peak = 13048.047 ; gain = 1174.629 ; free physical = 118318 ; free virtual = 635418
Phase 1 Placer Initialization | Checksum: 1d4b30bf8

Time (s): cpu = 00:06:10 ; elapsed = 00:03:03 . Memory (MB): peak = 13048.047 ; gain = 1174.629 ; free physical = 118228 ; free virtual = 635328

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-1906] Running placement in ultrathreads mode using maximum of 8 CPUs

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 149f06e2a

Time (s): cpu = 00:11:15 ; elapsed = 00:05:17 . Memory (MB): peak = 13128.082 ; gain = 1254.664 ; free physical = 116855 ; free virtual = 635259

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 149f06e2a

Time (s): cpu = 00:11:19 ; elapsed = 00:05:21 . Memory (MB): peak = 13128.082 ; gain = 1254.664 ; free physical = 116792 ; free virtual = 635245

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 149f06e2a

Time (s): cpu = 00:11:35 ; elapsed = 00:05:27 . Memory (MB): peak = 13172.449 ; gain = 1299.031 ; free physical = 116695 ; free virtual = 634976

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 13137c6bb

Time (s): cpu = 00:12:16 ; elapsed = 00:05:44 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117524 ; free virtual = 634896

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 13137c6bb

Time (s): cpu = 00:12:16 ; elapsed = 00:05:44 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117515 ; free virtual = 634887
Phase 2.1.1 Partition Driven Placement | Checksum: 13137c6bb

Time (s): cpu = 00:12:16 ; elapsed = 00:05:44 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117584 ; free virtual = 634956
Phase 2.1 Floorplanning | Checksum: 13137c6bb

Time (s): cpu = 00:12:17 ; elapsed = 00:05:45 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117595 ; free virtual = 634966

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 66 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[29]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/ap_enable_reg_pp0_iter35_reg_rep_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state5. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/v28_0_ce0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[1]_rep_n_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[2]_rep_n_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/grp_center_reduce_fu_1588_v28_259_address0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/i_fu_564_reg[0]_rep_n_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2706/s_axis_operation_tdata[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]_rep_n_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/ap_enable_reg_pp0_iter34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/ap_enable_reg_pp0_iter16_reg_r_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_Pipeline_corr_j_fu_3970/icmp_ln57_reg_9544_pp0_iter1357_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_Pipeline_corr_j_fu_3970/icmp_ln57_reg_9544_pp0_iter1367_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_Pipeline_corr_j_fu_3970/icmp_ln57_reg_9544_pp0_iter2207_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_Pipeline_corr_j_fu_3970/icmp_ln57_reg_9544_pp0_iter2217_reg. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 66 nets or cells. Created 66 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13204.461 ; gain = 0.000 ; free physical = 116843 ; free virtual = 634215
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 13204.461 ; gain = 0.000 ; free physical = 116629 ; free virtual = 634000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           66  |              0  |                    66  |           0  |           1  |  00:00:25  |
|  Total                                |           66  |              0  |                    66  |           0  |           1  |  00:00:25  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1d374a64b

Time (s): cpu = 00:13:34 ; elapsed = 00:06:20 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117462 ; free virtual = 634834

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 14b47fec3

Time (s): cpu = 00:13:36 ; elapsed = 00:06:21 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117457 ; free virtual = 634829

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 112b0370e

Time (s): cpu = 00:13:37 ; elapsed = 00:06:23 . Memory (MB): peak = 13204.461 ; gain = 1331.043 ; free physical = 117446 ; free virtual = 634817

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 452 LUTNM shape to break, 18960 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 116, two critical 336, total 452, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9459 nets or LUTs. Breaked 452 LUTs, combined 9007 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 287 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 44 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 178 existing cells and moved 44 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.82 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 125156 ; free virtual = 642395
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state4. Replicated 79 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state4_repN. Replicated 16 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state2. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state3. Replicated 33 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 42 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 42 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 124372 ; free virtual = 641626
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 124250 ; free virtual = 641504
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 123185 ; free virtual = 640439
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 122649 ; free virtual = 639919

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          452  |           9007  |                  9459  |           0  |           1  |  00:00:10  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |            178  |                     1  |           0  |           1  |  00:00:09  |
|  Very High Fanout                                 |           42  |              0  |                     4  |           0  |           1  |  00:00:16  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            3  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          497  |           9185  |                  9467  |           0  |          12  |  00:00:39  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1cdb9c42e

Time (s): cpu = 00:25:16 ; elapsed = 00:11:16 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 122192 ; free virtual = 639514
Phase 2.5 Global Placement Core | Checksum: 202ae3b33

Time (s): cpu = 00:26:50 ; elapsed = 00:11:57 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 122137 ; free virtual = 639519
Phase 2 Global Placement | Checksum: 202ae3b33

Time (s): cpu = 00:26:51 ; elapsed = 00:11:58 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 122356 ; free virtual = 639738

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 237a75713

Time (s): cpu = 00:27:47 ; elapsed = 00:12:20 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 122209 ; free virtual = 639591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23f72a607

Time (s): cpu = 00:29:45 ; elapsed = 00:13:25 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 121060 ; free virtual = 638442

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 298a1332f

Time (s): cpu = 00:29:57 ; elapsed = 00:13:33 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 120901 ; free virtual = 638284

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 227af2c08

Time (s): cpu = 00:30:09 ; elapsed = 00:13:45 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 121359 ; free virtual = 638742

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29b61c281

Time (s): cpu = 00:33:04 ; elapsed = 00:14:28 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 120692 ; free virtual = 638074

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
Phase 3.6.1 splitSLRCrossingNets | Checksum: 26955d366

Time (s): cpu = 00:33:15 ; elapsed = 00:14:38 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 120896 ; free virtual = 638278
Phase 3.6 Small Shape DP | Checksum: 201cc029b

Time (s): cpu = 00:36:07 ; elapsed = 00:15:52 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 120555 ; free virtual = 637937

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19e56682d

Time (s): cpu = 00:36:32 ; elapsed = 00:16:18 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 120521 ; free virtual = 637903

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 1b5c1151a

Time (s): cpu = 00:40:17 ; elapsed = 00:17:10 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 118414 ; free virtual = 635796
Phase 3 Detail Placement | Checksum: 1b5c1151a

Time (s): cpu = 00:40:21 ; elapsed = 00:17:14 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 119370 ; free virtual = 636753

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf4468ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-973.729 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c425273f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:07 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136167 ; free virtual = 653552
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state3_repN, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17e7dc741

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136183 ; free virtual = 653568
Phase 4.1.1.1 BUFG Insertion | Checksum: 16d8b0b71

Time (s): cpu = 00:47:51 ; elapsed = 00:19:38 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136207 ; free virtual = 653592

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 16d8b0b71

Time (s): cpu = 00:47:57 ; elapsed = 00:19:43 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136210 ; free virtual = 653596

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 19c92c986

Time (s): cpu = 00:55:23 ; elapsed = 00:27:10 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136241 ; free virtual = 653626

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1d01bf5be

Time (s): cpu = 00:56:06 ; elapsed = 00:27:49 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136229 ; free virtual = 653614

Time (s): cpu = 00:56:06 ; elapsed = 00:27:49 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136235 ; free virtual = 653620
Phase 4.1 Post Commit Optimization | Checksum: 1d01bf5be

Time (s): cpu = 00:56:10 ; elapsed = 00:27:53 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136234 ; free virtual = 653620

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d01bf5be

Time (s): cpu = 00:56:55 ; elapsed = 00:28:28 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136263 ; free virtual = 653648

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                2x2|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d01bf5be

Time (s): cpu = 00:57:00 ; elapsed = 00:28:33 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136277 ; free virtual = 653662
Phase 4.3 Placer Reporting | Checksum: 1d01bf5be

Time (s): cpu = 00:57:04 ; elapsed = 00:28:37 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136280 ; free virtual = 653665

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136284 ; free virtual = 653669

Time (s): cpu = 00:57:05 ; elapsed = 00:28:38 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136284 ; free virtual = 653669
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b1f6e4e

Time (s): cpu = 00:57:09 ; elapsed = 00:28:42 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136285 ; free virtual = 653670
Ending Placer Task | Checksum: 101e41bbf

Time (s): cpu = 00:57:13 ; elapsed = 00:28:46 . Memory (MB): peak = 15048.582 ; gain = 3175.164 ; free physical = 136285 ; free virtual = 653670
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:58:16 ; elapsed = 00:29:28 . Memory (MB): peak = 15048.582 ; gain = 3175.168 ; free physical = 137802 ; free virtual = 655188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:37 ; elapsed = 00:00:33 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136070 ; free virtual = 654914
report_design_analysis: Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136188 ; free virtual = 655153
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:16 ; elapsed = 00:02:30 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137691 ; free virtual = 655163
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.6 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137615 ; free virtual = 655088
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137694 ; free virtual = 655167
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137684 ; free virtual = 655157
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 202.57s |  WALL: 59.65s
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137401 ; free virtual = 654875

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-731.264 |
Phase 1 Physical Synthesis Initialization | Checksum: 7f124cf6

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137036 ; free virtual = 654509
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-731.264 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 7f124cf6

Time (s): cpu = 00:02:04 ; elapsed = 00:01:13 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136973 ; free virtual = 654446

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-731.264 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U288/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.581 | TNS=-727.572 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U307/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[4]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.577 | TNS=-719.520 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U284/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[0]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.564 | TNS=-701.826 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U287/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[13]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-695.267 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[3]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.558 | TNS=-689.996 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U306/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[2]. Replicated 8 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.545 | TNS=-674.360 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U309/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[9]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-669.628 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[8]. Replicated 8 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-655.262 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-550.099 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[17]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-536.716 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[6]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-526.386 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[12]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.498 | TNS=-512.831 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[7]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-499.996 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[16]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-487.627 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[20]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.479 | TNS=-484.185 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[19]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.467 | TNS=-479.692 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[14]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-477.299 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[21]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.454 | TNS=-460.802 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U385/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-458.138 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[10]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-416.087 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[15]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-389.664 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[18]. Replicated 8 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-328.786 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-173.548 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U291/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[3]_repN_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/din1_buf1_reg[3]_replica_5
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[3]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-173.248 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[4]_repN_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/din1_buf1_reg[4]_replica_3
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[4]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.244 | TNS=-171.433 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U444/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[0]_repN. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-170.175 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U293/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]_repN_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/din1_buf1_reg[5]_replica_5
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-167.951 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[16]_repN_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/din1_buf1_reg[16]_replica_4
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[16]_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-167.342 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U420/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]_repN. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-166.221 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2643/din1_buf1[16].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2643/din1_buf1_reg[16]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2643/din1_buf1[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-166.202 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2770/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2770/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2770/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-165.981 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2772/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2772/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2772/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-165.761 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2791/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2791/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2791/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-165.540 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2816/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2816/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2816/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-165.320 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2645/din1_buf1[12].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2645/din1_buf1_reg[12]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2645/din1_buf1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-165.160 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2687/din1_buf1[12].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2687/din1_buf1_reg[12]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2687/din1_buf1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-165.068 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state4_repN_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_fu_2636_ap_ready.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_reg[5]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/grp_compute_corr_fu_2636_ap_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-164.708 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2688/din1_buf1[30].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2688/din1_buf1_reg[30]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2688/din1_buf1[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-164.492 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2716/din1_buf1[30].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2716/din1_buf1_reg[30]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2716/din1_buf1[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-164.276 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]_repN.  Re-placed instance bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/din1_buf1_reg[1]_replica
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-163.486 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2683/din1_buf1[28].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2683/din1_buf1_reg[28]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2683/din1_buf1[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-163.273 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2684/din1_buf1[28].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2684/din1_buf1_reg[28]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2684/din1_buf1[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-163.061 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2722/din1_buf1[28].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2722/din1_buf1_reg[28]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2722/din1_buf1[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-162.849 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/a_xor_b_sub[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/q_int[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-162.849 |
Phase 3 Critical Path Optimization | Checksum: 7f124cf6

Time (s): cpu = 00:16:43 ; elapsed = 00:11:20 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137012 ; free virtual = 654485

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-162.849 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U446/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]_repN. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-162.828 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]_repN. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-158.290 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/data_centered_55_U/v43_55_q0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state5. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-158.289 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state5_repN.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_reg[4]_replica
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_corr_fu_2636/ap_CS_fsm_state5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-158.154 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2648/din1_buf1[18].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2648/din1_buf1_reg[18]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2648/din1_buf1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-157.945 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2677/din1_buf1[18].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2677/din1_buf1_reg[18]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2677/din1_buf1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-157.735 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2685/din1_buf1[18].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2685/din1_buf1_reg[18]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2685/din1_buf1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-157.532 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2712/din1_buf1[18].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2712/din1_buf1_reg[18]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2712/din1_buf1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-157.323 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2717/din1_buf1[18].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2717/din1_buf1_reg[18]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2717/din1_buf1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-157.113 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U436/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]_repN. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-153.614 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2636/din1_buf1[15].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2636/din1_buf1_reg[15]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2636/din1_buf1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-153.407 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2686/din1_buf1[15].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2686/din1_buf1_reg[15]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2686/din1_buf1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-153.199 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2707/din1_buf1[15].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2707/din1_buf1_reg[15]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2707/din1_buf1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-152.992 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2625/din1_buf1[4].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2625/din1_buf1_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2625/din1_buf1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-152.786 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2661/din1_buf1[4].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2661/din1_buf1_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2661/din1_buf1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-152.579 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2662/din1_buf1[4].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2662/din1_buf1_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2662/din1_buf1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-152.373 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2666/din1_buf1[4].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2666/din1_buf1_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2666/din1_buf1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-152.167 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2668/din1_buf1[4].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2668/din1_buf1_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2668/din1_buf1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-151.960 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2778/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2778/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2778/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-151.754 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2794/din1_buf1[26].  Re-placed instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2794/din1_buf1_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U2794/din1_buf1[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-151.547 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-151.547 |
Phase 4 Critical Path Optimization | Checksum: 7f124cf6

Time (s): cpu = 00:18:52 ; elapsed = 00:12:52 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137006 ; free virtual = 654479
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137054 ; free virtual = 654527
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.206 | TNS=-151.547 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path  |          0.378  |        579.716  |          266  |              0  |                    63  |           0  |           2  |  00:11:39  |
|  Total          |          0.378  |        579.716  |          266  |              0  |                    63  |           0  |           3  |  00:11:42  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137051 ; free virtual = 654524
Ending Physical Synthesis Task | Checksum: 1bd08f3e7

Time (s): cpu = 00:19:01 ; elapsed = 00:13:01 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137049 ; free virtual = 654522
INFO: [Common 17-83] Releasing license: Implementation
388 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:22:14 ; elapsed = 00:14:02 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137666 ; free virtual = 655139
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135939 ; free virtual = 654787
report_design_analysis: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136106 ; free virtual = 655080
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:58 ; elapsed = 00:02:22 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 137511 ; free virtual = 655068
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dc69f46b ConstDB: 0 ShapeSum: 3502519f RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136792 ; free virtual = 654348
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v57_89_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_104_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_104_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_104_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_104_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_104_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_104_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_104_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_104_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_106_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_106_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_98_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_98_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_129_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_129_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_129_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_129_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_129_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_129_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_129_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_129_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_129_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_129_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_134_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_134_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_31_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_31_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_31_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_31_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_21_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_21_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_75_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_75_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_74_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_74_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_89_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_89_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v57_97_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v57_97_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 1720b7a6 NumContArr: 423fd89a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 59609040

Time (s): cpu = 00:04:06 ; elapsed = 00:01:06 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136749 ; free virtual = 654305

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 59609040

Time (s): cpu = 00:04:09 ; elapsed = 00:01:09 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136514 ; free virtual = 654071

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 59609040

Time (s): cpu = 00:04:12 ; elapsed = 00:01:13 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136507 ; free virtual = 654063

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 59609040

Time (s): cpu = 00:04:32 ; elapsed = 00:01:18 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136504 ; free virtual = 654061

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 124b7ba78

Time (s): cpu = 00:06:57 ; elapsed = 00:02:10 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136315 ; free virtual = 653872
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.158 | TNS=-7.794 | WHS=0.002  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 609904
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 578189
  Number of Partially Routed Nets     = 31715
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1303060dd

Time (s): cpu = 00:12:27 ; elapsed = 00:04:00 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136280 ; free virtual = 653837

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1303060dd

Time (s): cpu = 00:12:28 ; elapsed = 00:04:01 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136294 ; free virtual = 653850
Phase 3 Initial Routing | Checksum: 1444e3a0f

Time (s): cpu = 00:16:20 ; elapsed = 00:05:16 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136088 ; free virtual = 653645

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.09|   16x16|      0.66|     2x2|      0.15|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.04|     8x8|      0.50|     2x2|      0.11|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.08|     4x4|      0.43|     4x4|      0.37|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.09|     4x4|      0.58|     4x4|      0.31|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X74Y151->INT_X81Y190 (RCLK_HPIO_L_X73Y149->CLEL_R_X81Y190)
	INT_X73Y162->INT_X88Y177 (CLEM_X73Y162->CLEL_R_X88Y177)
	INT_X74Y163->INT_X89Y178 (CMT_L_X74Y120->DSP_X89Y175)
	INT_X74Y162->INT_X89Y177 (CMT_L_X74Y120->DSP_X89Y175)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89376
 Number of Nodes with overlaps = 7298
 Number of Nodes with overlaps = 576
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.388 | TNS=-564.182| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 120975f9e

Time (s): cpu = 00:34:34 ; elapsed = 00:11:55 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135944 ; free virtual = 653501

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.357 | TNS=-556.821| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a5a90d04

Time (s): cpu = 00:35:58 ; elapsed = 00:13:05 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136007 ; free virtual = 653564

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-520.965| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16bd1187e

Time (s): cpu = 00:37:38 ; elapsed = 00:14:28 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135994 ; free virtual = 653551

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-507.045| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 19478317e

Time (s): cpu = 00:40:10 ; elapsed = 00:16:38 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135992 ; free virtual = 653549

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.276 | TNS=-489.833| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 15be89726

Time (s): cpu = 00:40:53 ; elapsed = 00:17:15 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135982 ; free virtual = 653538
Phase 4 Rip-up And Reroute | Checksum: 15be89726

Time (s): cpu = 00:40:55 ; elapsed = 00:17:17 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135984 ; free virtual = 653541

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 243ac9b3d

Time (s): cpu = 00:43:12 ; elapsed = 00:17:56 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135949 ; free virtual = 653505
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-507.045| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f054980e

Time (s): cpu = 00:43:35 ; elapsed = 00:18:02 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135965 ; free virtual = 653522

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f054980e

Time (s): cpu = 00:43:36 ; elapsed = 00:18:04 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135965 ; free virtual = 653521
Phase 5 Delay and Skew Optimization | Checksum: f054980e

Time (s): cpu = 00:43:37 ; elapsed = 00:18:05 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135967 ; free virtual = 653523

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fdffba00

Time (s): cpu = 00:45:18 ; elapsed = 00:18:35 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135968 ; free virtual = 653525
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.266 | TNS=-458.266| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fdffba00

Time (s): cpu = 00:45:20 ; elapsed = 00:18:37 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135969 ; free virtual = 653525
Phase 6 Post Hold Fix | Checksum: fdffba00

Time (s): cpu = 00:45:21 ; elapsed = 00:18:38 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135970 ; free virtual = 653527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.61107 %
  Global Horizontal Routing Utilization  = 8.1976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4648%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.673%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.6538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 84.6154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e1f706e6

Time (s): cpu = 00:45:39 ; elapsed = 00:18:44 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135955 ; free virtual = 653512

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1f706e6

Time (s): cpu = 00:45:41 ; elapsed = 00:18:46 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135947 ; free virtual = 653503

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e1f706e6

Time (s): cpu = 00:46:25 ; elapsed = 00:19:17 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135915 ; free virtual = 653471
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.26|   16x16|      1.86|     2x2|      0.35|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.11|     8x8|      1.17|     2x2|      0.26|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.21|     4x4|      1.08|     4x4|      0.79|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.26|     4x4|      1.55|     4x4|      0.72|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.01|     4x4|      0.12|     2x2|      0.11|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     2x2|      0.32|     2x2|      0.08|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|     4x4|      0.20|     4x4|      0.33|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     2x2|      0.17|     2x2|      0.21|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: e1f706e6

Time (s): cpu = 00:46:30 ; elapsed = 00:19:21 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135922 ; free virtual = 653479

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.266 | TNS=-458.266| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: e1f706e6

Time (s): cpu = 00:47:27 ; elapsed = 00:19:33 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135909 ; free virtual = 653465
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 1.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.260 | TNS=-444.410 | WHS=0.019 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: e1f706e6

Time (s): cpu = 00:52:06 ; elapsed = 00:21:02 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135529 ; free virtual = 653085

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.260 | TNS=-444.410 | WHS=0.019 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U291/kernel_correlation_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_center_reduce_fu_1588/fdiv_32ns_32ns_32_16_no_dsp_1_U520/s_axis_b_tdata[22]_repN_7.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.260 | TNS=-444.410 | WHS=0.019 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 2a889febe

Time (s): cpu = 00:53:01 ; elapsed = 00:21:17 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135517 ; free virtual = 653074
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135521 ; free virtual = 653078
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.260 | TNS=-444.410 | WHS=0.019 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 162e85893

Time (s): cpu = 00:53:14 ; elapsed = 00:21:27 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135606 ; free virtual = 653162
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:53:14 ; elapsed = 00:21:27 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136161 ; free virtual = 653718
INFO: [Common 17-83] Releasing license: Implementation
417 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:56:44 ; elapsed = 00:22:48 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136164 ; free virtual = 653720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:50 ; elapsed = 00:00:40 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 134281 ; free virtual = 653330
report_design_analysis: Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 134480 ; free virtual = 653640
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:51 ; elapsed = 00:02:52 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 136005 ; free virtual = 653687
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:04:01 ; elapsed = 00:01:14 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135946 ; free virtual = 653634
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:24 ; elapsed = 00:01:21 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135938 ; free virtual = 653626
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
429 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:46 ; elapsed = 00:01:30 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135454 ; free virtual = 653187
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
report_route_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135458 ; free virtual = 653191
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135211 ; free virtual = 652944
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 15048.582 ; gain = 0.000 ; free physical = 135223 ; free virtual = 652956
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 01:15:40 2023...
[Thu Nov 16 01:15:55 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 01:30:04 . Memory (MB): peak = 23484.699 ; gain = 0.000 ; free physical = 146601 ; free virtual = 664334
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-16 01:15:55 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 23484.699 ; gain = 0.000 ; free physical = 144969 ; free virtual = 662697
INFO: [Netlist 29-17] Analyzing 33832 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 23524.711 ; gain = 7.996 ; free physical = 141168 ; free virtual = 659072
Restored from archive | CPU: 28.710000 secs | Memory: 719.080132 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 23524.711 ; gain = 7.996 ; free physical = 141173 ; free virtual = 659076
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.3 . Memory (MB): peak = 23524.711 ; gain = 0.000 ; free physical = 141363 ; free virtual = 659266
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1318 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1301 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  SRLC32E => SRL16E: 10 instances

open_run: Time (s): cpu = 00:02:58 ; elapsed = 00:02:38 . Memory (MB): peak = 23524.711 ; gain = 40.012 ; free physical = 141366 ; free virtual = 659270
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-16 01:18:33 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_correlation_utilization_routed.rpt
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 23524.711 ; gain = 0.000 ; free physical = 141355 ; free virtual = 659258
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_correlation_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 23524.711 ; gain = 0.000 ; free physical = 141331 ; free virtual = 659235
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_correlation_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:03:43 ; elapsed = 00:00:59 . Memory (MB): peak = 23524.711 ; gain = 0.000 ; free physical = 140691 ; free virtual = 658595
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_correlation_status_routed.rpt
report_route_status: Time (s): cpu = 00:01:30 ; elapsed = 00:00:50 . Memory (MB): peak = 23580.730 ; gain = 56.020 ; free physical = 140469 ; free virtual = 658373
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_correlation_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_correlation_design_analysis_routed.rpt
report_design_analysis: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 23580.730 ; gain = 0.000 ; free physical = 140507 ; free virtual = 658411
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_correlation_failfast_routed.rpt
 -I- design metrics completed in 27 seconds
 -I- DONT_TOUCH metric completed in 8 seconds
 -I- MARK_DEBUG metric completed in 8 seconds
 -I- utilization metrics completed in 35 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 46 seconds
 -I- average fanout metrics completed in 106 seconds (7 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/impl.AVGFO.rpt
tcmalloc: large alloc 2160738304 bytes == 0x5dbf24000 @  0x7f8305f9763f 0x7f83052e6f79
 -I- non-FD high fanout nets completed in 56 seconds
 -I- path budgeting metrics completed in 37 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 21.20% | OK     |
#  | FD                                                        | 50%       | 13.92% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.16%  | OK     |
#  | CARRY8                                                    | 25%       | 19.96% | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 14.49% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 6.45%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 10.47% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 2681   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.98   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/kernel_correlation_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 325 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-16 01:27:16 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-16 01:27:16 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-16 01:27:20 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-16 01:27:30 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-16 01:27:31 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-16 01:27:31 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-16 01:27:31 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 276372 362831 1308 260 0 13002 55325 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 276372 AVAIL_FF 2607360 FF 362831 AVAIL_DSP 9024 DSP 1308 AVAIL_BRAM 4032 BRAM 260 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 13002 AVAIL_CLB 162960 CLB 55325
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/correlation/pnr_vitis/out_slr2.prj/solution1/impl/report/verilog/kernel_correlation_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr2.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Thu Nov 16 01:27:33 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:         276372
FF:          362831
DSP:           1308
BRAM:           260
URAM:             0
LATCH:            0
SRL:          13002
CLB:          55325

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
CP achieved post-implementation: 2.760
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-16 01:27:33 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-0.259670, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.259670) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-16 01:27:33 EST
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 01:27:33 2023...
INFO: [HLS 200-802] Generated output file out_slr2.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4921.06 seconds. CPU system time: 467.18 seconds. Elapsed time: 9217.23 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5151.03 seconds. Total CPU system time: 476.28 seconds. Total elapsed time: 9479.24 seconds; peak allocated memory: 1.766 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov 16 01:28:47 2023...
