# reggen-peakrdl
This project provides a lightweight, Excel-driven workflow to generate SystemRDL and Verilog/SystemVerilog register RTL code. It supports various special behaviors (e.g., write-1-to-clear, write-to-reset) and leverages PeakRDL for code generation.
