// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__809(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+26359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_9", false,-1, 4,0);
        vcdp->declBus(c+26360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_10", false,-1, 4,0);
        vcdp->declBus(c+26361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_11", false,-1, 4,0);
        vcdp->declBus(c+26362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_12", false,-1, 4,0);
        vcdp->declBus(c+26363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_13", false,-1, 4,0);
        vcdp->declBus(c+26364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_14", false,-1, 4,0);
        vcdp->declBus(c+26365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_15", false,-1, 4,0);
        vcdp->declBus(c+26366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_16", false,-1, 4,0);
        vcdp->declBus(c+26367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_17", false,-1, 4,0);
        vcdp->declBus(c+26368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_18", false,-1, 4,0);
        vcdp->declBus(c+26369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_19", false,-1, 4,0);
        vcdp->declBus(c+26370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_20", false,-1, 4,0);
        vcdp->declBus(c+26371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_21", false,-1, 4,0);
        vcdp->declBus(c+26372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_22", false,-1, 4,0);
        vcdp->declBus(c+26373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_23", false,-1, 4,0);
        vcdp->declBus(c+26374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_24", false,-1, 4,0);
        vcdp->declBus(c+26375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_25", false,-1, 4,0);
        vcdp->declBus(c+26376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_26", false,-1, 4,0);
        vcdp->declBus(c+26377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_27", false,-1, 4,0);
        vcdp->declBus(c+26378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station min_pop_count", false,-1, 4,0);
        vcdp->declBus(c+55596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station cycles_since_issue", false,-1, 15,0);
        vcdp->declBus(c+55597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station value", false,-1, 20,0);
        vcdp->declBit(c+55598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station wrap", false,-1);
        vcdp->declBit(c+53832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_0", false,-1);
        vcdp->declBit(c+53883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_1", false,-1);
        vcdp->declBit(c+53934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_2", false,-1);
        vcdp->declBit(c+53985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_3", false,-1);
        vcdp->declBit(c+54036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_4", false,-1);
        vcdp->declBit(c+54087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_5", false,-1);
        vcdp->declBit(c+54138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_6", false,-1);
        vcdp->declBit(c+54189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_7", false,-1);
        vcdp->declBit(c+54240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_8", false,-1);
        vcdp->declBit(c+54299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_9", false,-1);
        vcdp->declBit(c+54358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_10", false,-1);
        vcdp->declBit(c+54417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_11", false,-1);
        vcdp->declBit(c+54476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_12", false,-1);
        vcdp->declBit(c+54535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_13", false,-1);
        vcdp->declBit(c+54594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_14", false,-1);
        vcdp->declBit(c+54653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_15", false,-1);
        vcdp->declBit(c+54712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_16", false,-1);
        vcdp->declBit(c+54771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_17", false,-1);
        vcdp->declBit(c+54830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_18", false,-1);
        vcdp->declBit(c+54889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_19", false,-1);
        vcdp->declBit(c+54948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_20", false,-1);
        vcdp->declBit(c+55007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_21", false,-1);
        vcdp->declBit(c+55066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_22", false,-1);
        vcdp->declBit(c+55125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_23", false,-1);
        vcdp->declBit(c+55184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_24", false,-1);
        vcdp->declBit(c+55277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_25", false,-1);
        vcdp->declBit(c+55370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_26", false,-1);
        vcdp->declBit(c+55463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station valids_27", false,-1);
        vcdp->declBus(c+53845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_0", false,-1, 6,0);
        vcdp->declBus(c+53896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_1", false,-1, 6,0);
        vcdp->declBus(c+53947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_2", false,-1, 6,0);
        vcdp->declBus(c+53998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_3", false,-1, 6,0);
        vcdp->declBus(c+54049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_4", false,-1, 6,0);
        vcdp->declBus(c+54100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_5", false,-1, 6,0);
        vcdp->declBus(c+54151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_6", false,-1, 6,0);
        vcdp->declBus(c+54202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_7", false,-1, 6,0);
        vcdp->declBus(c+54263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_8", false,-1, 6,0);
        vcdp->declBus(c+54322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_9", false,-1, 6,0);
        vcdp->declBus(c+54381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_10", false,-1, 6,0);
        vcdp->declBus(c+54440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_11", false,-1, 6,0);
        vcdp->declBus(c+54499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_12", false,-1, 6,0);
        vcdp->declBus(c+54558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_13", false,-1, 6,0);
        vcdp->declBus(c+54617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_14", false,-1, 6,0);
        vcdp->declBus(c+54676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_15", false,-1, 6,0);
        vcdp->declBus(c+54735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_16", false,-1, 6,0);
        vcdp->declBus(c+54794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_17", false,-1, 6,0);
        vcdp->declBus(c+54853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_18", false,-1, 6,0);
        vcdp->declBus(c+54912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_19", false,-1, 6,0);
        vcdp->declBus(c+54971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_20", false,-1, 6,0);
        vcdp->declBus(c+55030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_21", false,-1, 6,0);
        vcdp->declBus(c+55089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_22", false,-1, 6,0);
        vcdp->declBus(c+55148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_23", false,-1, 6,0);
        vcdp->declBus(c+55197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_24", false,-1, 6,0);
        vcdp->declBus(c+55290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_25", false,-1, 6,0);
        vcdp->declBus(c+55383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_26", false,-1, 6,0);
        vcdp->declBus(c+55476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station functs_27", false,-1, 6,0);
        vcdp->declBit(c+53843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_0", false,-1);
        vcdp->declBit(c+53894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_1", false,-1);
        vcdp->declBit(c+53945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_2", false,-1);
        vcdp->declBit(c+53996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_3", false,-1);
        vcdp->declBit(c+54047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_4", false,-1);
        vcdp->declBit(c+54098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_5", false,-1);
        vcdp->declBit(c+54149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_6", false,-1);
        vcdp->declBit(c+54200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_7", false,-1);
        vcdp->declBit(c+54261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_8", false,-1);
        vcdp->declBit(c+54320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_9", false,-1);
        vcdp->declBit(c+54379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_10", false,-1);
        vcdp->declBit(c+54438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_11", false,-1);
        vcdp->declBit(c+54497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_12", false,-1);
        vcdp->declBit(c+54556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_13", false,-1);
        vcdp->declBit(c+54615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_14", false,-1);
        vcdp->declBit(c+54674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_15", false,-1);
        vcdp->declBit(c+54733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_16", false,-1);
        vcdp->declBit(c+54792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_17", false,-1);
        vcdp->declBit(c+54851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_18", false,-1);
        vcdp->declBit(c+54910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_19", false,-1);
        vcdp->declBit(c+54969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_20", false,-1);
        vcdp->declBit(c+55028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_21", false,-1);
    }
}

void VTestHarness::traceInitThis__810(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_22", false,-1);
        vcdp->declBit(c+55146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_23", false,-1);
        vcdp->declBit(c+55195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_24", false,-1);
        vcdp->declBit(c+55288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_25", false,-1);
        vcdp->declBit(c+55381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_26", false,-1);
        vcdp->declBit(c+55474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issueds_27", false,-1);
        vcdp->declBus(c+55599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_0", false,-1, 27,0);
        vcdp->declBus(c+55600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_1", false,-1, 27,0);
        vcdp->declBus(c+55601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_2", false,-1, 27,0);
        vcdp->declBus(c+55602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_3", false,-1, 27,0);
        vcdp->declBus(c+55603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_4", false,-1, 27,0);
        vcdp->declBus(c+55604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_5", false,-1, 27,0);
        vcdp->declBus(c+55605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_6", false,-1, 27,0);
        vcdp->declBus(c+55606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_7", false,-1, 27,0);
        vcdp->declBus(c+55607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_8", false,-1, 27,0);
        vcdp->declBus(c+55608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_9", false,-1, 27,0);
        vcdp->declBus(c+55609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_10", false,-1, 27,0);
        vcdp->declBus(c+55610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_11", false,-1, 27,0);
        vcdp->declBus(c+55611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_12", false,-1, 27,0);
        vcdp->declBus(c+55612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_13", false,-1, 27,0);
        vcdp->declBus(c+55613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_14", false,-1, 27,0);
        vcdp->declBus(c+55614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_15", false,-1, 27,0);
        vcdp->declBus(c+55615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_16", false,-1, 27,0);
        vcdp->declBus(c+55616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_17", false,-1, 27,0);
        vcdp->declBus(c+55617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_18", false,-1, 27,0);
        vcdp->declBus(c+55618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_19", false,-1, 27,0);
        vcdp->declBus(c+55619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_20", false,-1, 27,0);
        vcdp->declBus(c+55620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_21", false,-1, 27,0);
        vcdp->declBus(c+55621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_22", false,-1, 27,0);
        vcdp->declBus(c+55622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_23", false,-1, 27,0);
        vcdp->declBus(c+55623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_24", false,-1, 27,0);
        vcdp->declBus(c+55624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_25", false,-1, 27,0);
        vcdp->declBus(c+55625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_26", false,-1, 27,0);
        vcdp->declBus(c+55626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_27", false,-1, 27,0);
        vcdp->declArray(c+70341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader FORMAT", false,-1, 143,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+70346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q reset", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_ready", false,-1);
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__811(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q io_deq_bits_from_conv_fsm", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55627+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55631+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55633+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55635+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55637+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55639+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55641+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55643+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__812(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+55645+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+55649+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55653+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55655+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55657+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55659+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55661+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55663+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55665+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55667+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55669+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55671+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero2_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__813(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55673+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55675+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55677+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55679+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55681+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55683+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55685+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55687+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55689+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55691+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55693+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55695+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55697+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__814(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55699+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55701+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_xs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55703+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55705+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55707+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55709+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55711+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55713+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55715+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55717+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55719+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55721+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55723+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__815(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55725+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_cmd_status_uie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55727+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+55729+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55731+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_matmul_fsm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+55733+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ram_from_conv_fsm_MPORT_en", false,-1);
        vcdp->declBit(c+55630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q enq_ptr_value", false,-1);
        vcdp->declBit(c+55629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q deq_ptr_value", false,-1);
        vcdp->declBit(c+55735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q maybe_full", false,-1);
        vcdp->declBit(c+26380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q ptr_match", false,-1);
        vcdp->declBit(c+26381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q empty", false,-1);
        vcdp->declBit(c+26382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q full", false,-1);
        vcdp->declBit(c+26383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q do_enq", false,-1);
        vcdp->declBit(c+26384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod reset", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_upie", false,-1);
    }
}

void VTestHarness::traceInitThis__816(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_in_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_out_bits_from_conv_fsm", false,-1);
        vcdp->declBus(c+12232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_ld_completed", false,-1, 5,0);
        vcdp->declBus(c+12233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_st_completed", false,-1, 5,0);
        vcdp->declBus(c+12234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_ex_completed", false,-1, 5,0);
        vcdp->declBit(c+12235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__reset", false,-1);
        vcdp->declBit(c+26385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_ready", false,-1);
        vcdp->declBit(c+26386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_valid", false,-1);
        vcdp->declBus(c+26387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_derived_params_bias_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+55736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+26392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_no_bias", false,-1);
        vcdp->declBit(c+26395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_cmd_ready", false,-1);
        vcdp->declBit(c+26397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_cmd_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_rob_overloaded", false,-1);
        vcdp->declBit(c+26399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias__io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__reset", false,-1);
        vcdp->declBit(c+26400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_ready", false,-1);
        vcdp->declBit(c+26401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_valid", false,-1);
        vcdp->declBus(c+26402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_outer_bounds_in_dim", false,-1, 15,0);
        vcdp->declBus(c+26403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+26404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_inner_bounds_lpad", false,-1, 15,0);
        vcdp->declBus(c+26406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_inner_bounds_rpad", false,-1, 15,0);
        vcdp->declBus(c+26407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_inner_bounds_upad", false,-1, 15,0);
        vcdp->declBus(c+26408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_inner_bounds_dpad", false,-1, 15,0);
        vcdp->declBus(c+26409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+26410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+26411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_irows_unpadded", false,-1, 15,0);
        vcdp->declBus(c+26412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_icols_unpadded", false,-1, 15,0);
        vcdp->declBus(c+26413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_ichs", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__817(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+26414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_addr_start", false,-1, 13,0);
        vcdp->declQuad(c+26416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_downsample", false,-1);
        vcdp->declBus(c+26419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+26420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_cmd_ready", false,-1);
        vcdp->declBit(c+26422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_cmd_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_rob_overloaded", false,-1);
        vcdp->declBit(c+26424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input__io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__reset", false,-1);
        vcdp->declBit(c+26425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_ready", false,-1);
        vcdp->declBit(c+26426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_valid", false,-1);
        vcdp->declBus(c+26427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+26428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+26429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_outer_bounds_kernel_dim", false,-1, 15,0);
        vcdp->declBus(c+26430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+26431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+26432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+26433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+26435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_derived_params_weight_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_addr_end", false,-1, 14,0);
        vcdp->declQuad(c+26437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_dw", false,-1);
        vcdp->declBit(c+26440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_cmd_ready", false,-1);
        vcdp->declBit(c+26442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_cmd_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_rob_overloaded", false,-1);
        vcdp->declBit(c+26444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights__io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__reset", false,-1);
        vcdp->declBit(c+26445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_ready", false,-1);
        vcdp->declBit(c+26446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_valid", false,-1);
        vcdp->declBus(c+26447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_outer_bounds_stride", false,-1, 15,0);
        vcdp->declBus(c+26448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_outer_bounds_kernel_dilation", false,-1, 15,0);
        vcdp->declBus(c+26449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+26451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+26452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+26453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+26457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+26458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+26459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+26461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+55756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_downsample", false,-1);
        vcdp->declBus(c+26463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+26464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_cmd_ready", false,-1);
        vcdp->declBit(c+26466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_cmd_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_lda_completed", false,-1);
        vcdp->declBit(c+26468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_ldb_completed", false,-1);
        vcdp->declBit(c+26469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_ldd_completed", false,-1);
        vcdp->declBit(c+26470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_idle", false,-1);
        vcdp->declBit(c+55762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_rob_overloaded", false,-1);
        vcdp->declBit(c+55763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex__io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__reset", false,-1);
        vcdp->declBit(c+26471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_ready", false,-1);
        vcdp->declBit(c+26472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_valid", false,-1);
        vcdp->declBus(c+26473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+26474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_outer_bounds_out_dim", false,-1, 15,0);
        vcdp->declBus(c+26475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_outer_bounds_pool_out_dim", false,-1, 15,0);
        vcdp->declBus(c+26476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_outer_bounds_pool_size", false,-1, 15,0);
        vcdp->declBus(c+26477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_outer_bounds_pool_stride", false,-1, 15,0);
        vcdp->declBus(c+26478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_porows", false,-1, 15,0);
        vcdp->declBus(c+26480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_pocols", false,-1, 15,0);
        vcdp->declBus(c+26481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_plpad", false,-1, 15,0);
        vcdp->declBus(c+26482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_pupad", false,-1, 15,0);
        vcdp->declBus(c+26483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+55764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+26486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_no_pool", false,-1);
        vcdp->declBus(c+26489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_activation", false,-1, 1,0);
        vcdp->declBit(c+26490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_cmd_ready", false,-1);
        vcdp->declBit(c+26491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_cmd_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_cmd_bits_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__818(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+55768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_ex_completed", false,-1);
        vcdp->declBit(c+26493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_idle", false,-1);
        vcdp->declBit(c+55770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_rob_overloaded", false,-1);
        vcdp->declBit(c+55771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st__io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_reset", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_ready", false,-1);
        vcdp->declBit(c+26495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+26496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_spp", false,-1);
    }
}

void VTestHarness::traceInitThis__819(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+55779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+55780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+55781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd_io_deq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+26491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+26466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_1_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_1_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_1_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+26397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_2_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_2_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_2_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_2_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_3_ready", false,-1);
        vcdp->declBit(c+26442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_3_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_3_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_3_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_3_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_4_ready", false,-1);
        vcdp->declBit(c+26422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_4_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_4_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_4_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_in_4_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_out_ready", false,-1);
        vcdp->declBit(c+26501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_out_valid", false,-1);
        vcdp->declBus(c+26502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_out_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb_io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+55783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_in_dim", false,-1, 15,0);
        vcdp->declBus(c+55784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+55785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+55786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_out_dim", false,-1, 15,0);
        vcdp->declBus(c+55787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_pool_out_dim", false,-1, 15,0);
        vcdp->declBus(c+55788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_stride", false,-1, 15,0);
        vcdp->declBus(c+55789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_kernel_dim", false,-1, 15,0);
        vcdp->declBus(c+55790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_kernel_dilation", false,-1, 15,0);
        vcdp->declBus(c+55791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_pool_size", false,-1, 15,0);
        vcdp->declBus(c+55792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_outer_bounds_pool_stride", false,-1, 15,0);
        vcdp->declBus(c+55793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+55794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_porows", false,-1, 15,0);
        vcdp->declBus(c+55795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_pocols", false,-1, 15,0);
        vcdp->declBus(c+55796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_pochs", false,-1, 15,0);
        vcdp->declBus(c+55797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+55798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+55799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+55800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_lpad", false,-1, 15,0);
        vcdp->declBus(c+55801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_rpad", false,-1, 15,0);
        vcdp->declBus(c+55802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_upad", false,-1, 15,0);
        vcdp->declBus(c+55803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_dpad", false,-1, 15,0);
        vcdp->declBus(c+55804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_plpad", false,-1, 15,0);
        vcdp->declBus(c+55805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_pupad", false,-1, 15,0);
        vcdp->declBus(c+55806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+55807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declQuad(c+55808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_bias_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_weights_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_input_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_output_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+55816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_no_bias", false,-1);
        vcdp->declBit(c+55817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_no_pool", false,-1);
        vcdp->declBit(c+55818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_downsample", false,-1);
        vcdp->declBus(c+55819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_activation", false,-1, 1,0);
        vcdp->declBit(c+55820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_dw", false,-1);
        vcdp->declBus(c+55821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+55822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_configured", false,-1);
        vcdp->declBit(c+55823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_running", false,-1);
        vcdp->declBit(c+55824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_bias_started", false,-1);
        vcdp->declBit(c+55825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_input_started", false,-1);
        vcdp->declBit(c+55826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_weights_started", false,-1);
        vcdp->declBit(c+55827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ex_started", false,-1);
        vcdp->declBit(c+55828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_st_started", false,-1);
        vcdp->declBit(c+55829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_bias_completed", false,-1);
        vcdp->declBit(c+55830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_input_completed", false,-1);
        vcdp->declBit(c+55831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ld_weights_completed", false,-1);
        vcdp->declBit(c+55832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_ex_completed", false,-1);
        vcdp->declBit(c+55833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_0_st_completed", false,-1);
        vcdp->declBus(c+55834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_in_dim", false,-1, 15,0);
        vcdp->declBus(c+55835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+55836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+55837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_out_dim", false,-1, 15,0);
        vcdp->declBus(c+55838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_pool_out_dim", false,-1, 15,0);
        vcdp->declBus(c+55839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_stride", false,-1, 15,0);
        vcdp->declBus(c+55840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_kernel_dim", false,-1, 15,0);
        vcdp->declBus(c+55841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_kernel_dilation", false,-1, 15,0);
        vcdp->declBus(c+55842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_pool_size", false,-1, 15,0);
        vcdp->declBus(c+55843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_outer_bounds_pool_stride", false,-1, 15,0);
        vcdp->declBus(c+55844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+55845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_porows", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__820(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+55846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_pocols", false,-1, 15,0);
        vcdp->declBus(c+55847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_pochs", false,-1, 15,0);
        vcdp->declBus(c+55848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+55849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+55850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+55851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_lpad", false,-1, 15,0);
        vcdp->declBus(c+55852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_rpad", false,-1, 15,0);
        vcdp->declBus(c+55853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_upad", false,-1, 15,0);
        vcdp->declBus(c+55854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_dpad", false,-1, 15,0);
        vcdp->declBus(c+55855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_plpad", false,-1, 15,0);
        vcdp->declBus(c+55856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_pupad", false,-1, 15,0);
        vcdp->declBus(c+55857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+55858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declQuad(c+55859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_bias_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_weights_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_input_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+55865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_output_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+55867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_no_bias", false,-1);
        vcdp->declBit(c+55868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_no_pool", false,-1);
        vcdp->declBit(c+55869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_downsample", false,-1);
        vcdp->declBus(c+55870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_activation", false,-1, 1,0);
        vcdp->declBit(c+55871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_dw", false,-1);
        vcdp->declBus(c+55872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+55873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_configured", false,-1);
        vcdp->declBit(c+55874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_running", false,-1);
        vcdp->declBit(c+55875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_bias_started", false,-1);
        vcdp->declBit(c+55876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_input_started", false,-1);
        vcdp->declBit(c+55877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_weights_started", false,-1);
        vcdp->declBit(c+55878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ex_started", false,-1);
        vcdp->declBit(c+55879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_st_started", false,-1);
        vcdp->declBit(c+55880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_bias_completed", false,-1);
        vcdp->declBit(c+55881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_input_completed", false,-1);
        vcdp->declBit(c+55882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ld_weights_completed", false,-1);
        vcdp->declBit(c+55883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_ex_completed", false,-1);
        vcdp->declBit(c+55884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loops_1_st_completed", false,-1);
        vcdp->declBit(c+55885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod head_loop_id", false,-1);
        vcdp->declBit(c+55886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod tail_loop_id", false,-1);
        vcdp->declBit(c+26507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_configured", false,-1);
        vcdp->declBit(c+26508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_being_configured_id", false,-1);
        vcdp->declBus(c+55887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_utilization", false,-1, 3,0);
        vcdp->declBus(c+55888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_utilization", false,-1, 2,0);
        vcdp->declBus(c+55889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_utilization", false,-1, 4,0);
        vcdp->declBit(c+26509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod is_loop_run_cmd", false,-1);
        vcdp->declBit(c+26510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod is_loop_config_cmd", false,-1);
        vcdp->declBit(c+26511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod is_loop_cmd", false,-1);
        vcdp->declBit(c+26512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_is_waiting_for_loads", false,-1);
        vcdp->declBus(c+26513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod config_max_pixels_per_row", false,-1, 7,0);
        vcdp->declBus(c+55736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_addr_start", false,-1, 9,0);
        vcdp->declBus(c+55756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_c_addr_start", false,-1, 9,0);
        vcdp->declBus(c+55764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_requesting_ld_bias_id", false,-1);
        vcdp->declBus(c+70347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_addr_start_max", false,-1, 10,0);
        vcdp->declBit(c+26515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_requesting_ld_input_id", false,-1);
        vcdp->declBus(c+26516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_dilated_krows", false,-1, 31,0);
        vcdp->declBus(c+26517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_dilated_kcols", false,-1, 31,0);
        vcdp->declQuad(c+26518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_irows_without_dilation", false,-1, 33,0);
        vcdp->declQuad(c+26520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_icols_without_dilation", false,-1, 33,0);
        vcdp->declQuad(c+26522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_irows_unpadded_without_dilation", false,-1, 35,0);
        vcdp->declQuad(c+26524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_icols_unpadded_without_dilation", false,-1, 35,0);
        vcdp->declQuad(c+26526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_irows_unpadded", false,-1, 36,0);
        vcdp->declQuad(c+26528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_icols_unpadded", false,-1, 36,0);
        vcdp->declBus(c+26409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_result_irows", false,-1, 15,0);
        vcdp->declBus(c+26410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_io_req_bits_derived_params_result_icols", false,-1, 15,0);
        vcdp->declBit(c+26530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_requesting_ld_weights_id", false,-1);
        vcdp->declBus(c+26432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_io_req_bits_derived_params_result_ichs", false,-1, 15,0);
        vcdp->declBus(c+26531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_io_req_bits_derived_params_result_ochs", false,-1, 15,0);
        vcdp->declBit(c+26532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_requesting_ex_id", false,-1);
        vcdp->declBus(c+26533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_result_ochs", false,-1, 15,0);
        vcdp->declBus(c+26534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_dilated_krows", false,-1, 31,0);
        vcdp->declBus(c+26535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_dilated_kcols", false,-1, 31,0);
        vcdp->declQuad(c+26536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_irows_without_dilation", false,-1, 33,0);
        vcdp->declQuad(c+26538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_icols_without_dilation", false,-1, 33,0);
        vcdp->declBus(c+26456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_result_irows", false,-1, 15,0);
        vcdp->declBus(c+26457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_io_req_bits_derived_params_result_icols", false,-1, 15,0);
        vcdp->declBit(c+26540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod loop_requesting_st_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ reset", false,-1);
        vcdp->declBit(c+26385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_ready", false,-1);
        vcdp->declBit(c+26386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_valid", false,-1);
        vcdp->declBus(c+26387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_derived_params_bias_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+55736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+26392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_no_bias", false,-1);
        vcdp->declBit(c+26395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_cmd_ready", false,-1);
        vcdp->declBit(c+26397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_cmd_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_rob_overloaded", false,-1);
        vcdp->declBit(c+26399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_reset", false,-1);
        vcdp->declBit(c+26541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_ready", false,-1);
        vcdp->declBit(c+26542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__821(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+55890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+26543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_I", false,-1, 15,0);
        vcdp->declBus(c+26544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_ready", false,-1);
        vcdp->declBit(c+55898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+55906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_I", false,-1, 15,0);
        vcdp->declBus(c+55907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p_io_busy", false,-1);
        vcdp->declBus(c+55908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ state", false,-1, 1,0);
        vcdp->declBus(c+55909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+55910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+55911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+55912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+55913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_derived_params_bias_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+55914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+55915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+55917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_no_bias", false,-1);
        vcdp->declBit(c+55743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ req_loop_id", false,-1);
        vcdp->declBus(c+26547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ max_ochs_per_mvin", false,-1, 15,0);
        vcdp->declBit(c+55918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ skip", false,-1);
        vcdp->declBus(c+55919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ b", false,-1, 15,0);
        vcdp->declBus(c+55920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ orow", false,-1, 15,0);
        vcdp->declBus(c+55921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ ocol", false,-1, 15,0);
        vcdp->declBus(c+55922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ och", false,-1, 15,0);
        vcdp->declBus(c+55923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ dram_offset", false,-1, 18,0);
        vcdp->declBus(c+55924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ config_cmd_rs1_stride", false,-1, 13,0);
        vcdp->declQuad(c+55925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ config_cmd__rs1", false,-1, 63,0);
        vcdp->declBus(c+55927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+55928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+55929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+55930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+55931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ mvin_cmd_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+55932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_och_max", false,-1, 15,0);
        vcdp->declBus(c+26548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_och", false,-1, 15,0);
        vcdp->declBus(c+55933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_ocol_max", false,-1, 15,0);
        vcdp->declBus(c+26549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_ocol", false,-1, 15,0);
        vcdp->declBus(c+55934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_orow_max", false,-1, 15,0);
        vcdp->declBus(c+26550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_orow", false,-1, 15,0);
        vcdp->declBus(c+55935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_b_max", false,-1, 15,0);
        vcdp->declBus(c+26551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ next_b", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p reset", false,-1);
        vcdp->declBit(c+26541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_ready", false,-1);
        vcdp->declBit(c+26542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_valid", false,-1);
        vcdp->declBus(c+55890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+26543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_I", false,-1, 15,0);
        vcdp->declBus(c+26544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_ready", false,-1);
        vcdp->declBit(c+55898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+55906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_I", false,-1, 15,0);
        vcdp->declBus(c+55907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p io_busy", false,-1);
        vcdp->declBus(c+55936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+55944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_I", false,-1, 15,0);
        vcdp->declBus(c+55945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_0_J", false,-1, 15,0);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_dram_addr", false,-1, 39,0);
        vcdp->declArray(c+55903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_spad_addr", false,-1, 67,0);
        vcdp->declBus(c+55906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_I", false,-1, 15,0);
        vcdp->declBus(c+55907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stages_1_J", false,-1, 15,0);
        vcdp->declBit(c+55946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p valids_0", false,-1);
        vcdp->declBit(c+55898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p valids_1", false,-1);
        vcdp->declBit(c+26552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stalling_1", false,-1);
        vcdp->declBit(c+26553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_bias_ command_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ reset", false,-1);
        vcdp->declBit(c+26400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_ready", false,-1);
        vcdp->declBit(c+26401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_valid", false,-1);
        vcdp->declBus(c+26402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_outer_bounds_in_dim", false,-1, 15,0);
        vcdp->declBus(c+26403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+26404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_inner_bounds_lpad", false,-1, 15,0);
        vcdp->declBus(c+26406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_inner_bounds_rpad", false,-1, 15,0);
        vcdp->declBus(c+26407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_inner_bounds_upad", false,-1, 15,0);
        vcdp->declBus(c+26408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_inner_bounds_dpad", false,-1, 15,0);
        vcdp->declBus(c+26409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+26410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+26411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_irows_unpadded", false,-1, 15,0);
        vcdp->declBus(c+26412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_icols_unpadded", false,-1, 15,0);
        vcdp->declBus(c+26413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_ichs", false,-1, 15,0);
        vcdp->declBus(c+26414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_addr_start", false,-1, 13,0);
        vcdp->declQuad(c+26416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_dram_addr", false,-1, 39,0);
    }
}

void VTestHarness::traceInitThis__822(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_downsample", false,-1);
        vcdp->declBus(c+26419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+26420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_cmd_ready", false,-1);
        vcdp->declBit(c+26422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_cmd_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_rob_overloaded", false,-1);
        vcdp->declBit(c+26424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_reset", false,-1);
        vcdp->declBit(c+26554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_ready", false,-1);
        vcdp->declBit(c+26555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_valid", false,-1);
        vcdp->declBus(c+55947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+26556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+26559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+26561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_I", false,-1, 19,0);
        vcdp->declBus(c+26562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_in_bits_K", false,-1, 17,0);
        vcdp->declBit(c+26563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_ready", false,-1);
        vcdp->declBit(c+55952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+55957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+55960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+55962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_I", false,-1, 19,0);
        vcdp->declBus(c+55963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_out_bits_K", false,-1, 17,0);
        vcdp->declBit(c+26564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p_io_busy", false,-1);
        vcdp->declBus(c+55964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ state", false,-1, 1,0);
        vcdp->declBus(c+55965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_outer_bounds_in_dim", false,-1, 15,0);
        vcdp->declBus(c+55966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+55967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+55968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_inner_bounds_lpad", false,-1, 15,0);
        vcdp->declBus(c+55969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_inner_bounds_rpad", false,-1, 15,0);
        vcdp->declBus(c+55970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_inner_bounds_upad", false,-1, 15,0);
        vcdp->declBus(c+55971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_inner_bounds_dpad", false,-1, 15,0);
        vcdp->declBus(c+55972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+55973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+55974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_irows_unpadded", false,-1, 15,0);
        vcdp->declBus(c+55975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_icols_unpadded", false,-1, 15,0);
        vcdp->declBus(c+55976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_ichs", false,-1, 15,0);
        vcdp->declBus(c+55977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+55978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_addr_start", false,-1, 13,0);
        vcdp->declQuad(c+55979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+55981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_downsample", false,-1);
        vcdp->declBus(c+55982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+55749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ req_loop_id", false,-1);
        vcdp->declBus(c+26565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ max_ichs_per_mvin", false,-1, 16,0);
        vcdp->declBus(c+55983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ b", false,-1, 15,0);
        vcdp->declBus(c+55984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ irow", false,-1, 15,0);
        vcdp->declBus(c+55985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ icol", false,-1, 15,0);
        vcdp->declBus(c+55986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ ich", false,-1, 15,0);
        vcdp->declBus(c+55987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ irow_padded", false,-1, 18,0);
        vcdp->declBus(c+55988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ icol_padded", false,-1, 18,0);
        vcdp->declBit(c+26566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ is_zeros", false,-1);
        vcdp->declBus(c+55989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ dram_stride", false,-1, 16,0);
        vcdp->declArray(c+55990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ dram_offset", false,-1, 67,0);
        vcdp->declBus(c+55993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ block_size_downsampled", false,-1, 6,0);
        vcdp->declBus(c+55994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ config_cmd_rs1_pixel_repeats", false,-1, 4,0);
        vcdp->declBus(c+55995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ config_cmd_rs1_stride", false,-1, 13,0);
        vcdp->declQuad(c+55996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ config_cmd__rs1", false,-1, 63,0);
        vcdp->declQuad(c+55998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ config_cmd__rs2", false,-1, 63,0);
        vcdp->declBus(c+56000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ mvin_cmd_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+56005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_ich_max", false,-1, 16,0);
        vcdp->declBus(c+26567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_ich", false,-1, 17,0);
        vcdp->declBus(c+56006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_icol_max", false,-1, 18,0);
        vcdp->declBus(c+26568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_icol", false,-1, 20,0);
        vcdp->declBus(c+56007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_irow_max", false,-1, 18,0);
        vcdp->declBus(c+26569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_irow", false,-1, 18,0);
        vcdp->declBus(c+56008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_b_max", false,-1, 16,0);
        vcdp->declBus(c+26570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ next_b", false,-1, 17,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p reset", false,-1);
        vcdp->declBit(c+26554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_ready", false,-1);
        vcdp->declBit(c+26555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_valid", false,-1);
        vcdp->declBus(c+55947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+26556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+26559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+26561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_I", false,-1, 19,0);
        vcdp->declBus(c+26562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_in_bits_K", false,-1, 17,0);
        vcdp->declBit(c+26563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_ready", false,-1);
        vcdp->declBit(c+55952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+55957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+55960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+55962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_I", false,-1, 19,0);
        vcdp->declBus(c+55963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_out_bits_K", false,-1, 17,0);
        vcdp->declBit(c+26564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p io_busy", false,-1);
    }
}

void VTestHarness::traceInitThis__823(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+56009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+56019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_I", false,-1, 19,0);
        vcdp->declBus(c+56020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_0_K", false,-1, 17,0);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+55957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+55960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_spad_addr", false,-1, 50,0);
        vcdp->declBus(c+55962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_I", false,-1, 19,0);
        vcdp->declBus(c+55963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stages_1_K", false,-1, 17,0);
        vcdp->declBit(c+56021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p valids_0", false,-1);
        vcdp->declBit(c+55952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p valids_1", false,-1);
        vcdp->declBit(c+26571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stalling_1", false,-1);
        vcdp->declBit(c+26572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_input_ command_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ reset", false,-1);
        vcdp->declBit(c+26425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_ready", false,-1);
        vcdp->declBit(c+26426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_valid", false,-1);
        vcdp->declBus(c+26427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+26428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+26429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_outer_bounds_kernel_dim", false,-1, 15,0);
        vcdp->declBus(c+26430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+26431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+26432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+26433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+26435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_derived_params_weight_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_addr_end", false,-1, 14,0);
        vcdp->declQuad(c+26437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_dw", false,-1);
        vcdp->declBit(c+26440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_cmd_ready", false,-1);
        vcdp->declBit(c+26442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_cmd_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_idle", false,-1);
        vcdp->declBit(c+55742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_rob_overloaded", false,-1);
        vcdp->declBit(c+26444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_wait_for_prev_loop", false,-1);
        vcdp->declBit(c+55755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_reset", false,-1);
        vcdp->declBit(c+26573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_ready", false,-1);
        vcdp->declBit(c+26574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_valid", false,-1);
        vcdp->declBus(c+56022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+26575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+26578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_K", false,-1, 15,0);
        vcdp->declBus(c+26579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_ready", false,-1);
        vcdp->declBit(c+56029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+56039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_K", false,-1, 15,0);
        vcdp->declBus(c+56040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p_io_busy", false,-1);
        vcdp->declBus(c+56041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ state", false,-1, 1,0);
        vcdp->declBus(c+56042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_outer_bounds_in_channels", false,-1, 15,0);
        vcdp->declBus(c+56043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+56044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_outer_bounds_kernel_dim", false,-1, 15,0);
        vcdp->declBus(c+56045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+56046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+56047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+56048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+56049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+56050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_derived_params_weight_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+56051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_addr_end", false,-1, 14,0);
        vcdp->declQuad(c+56052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+56054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_dw", false,-1);
        vcdp->declBit(c+55755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ req_loop_id", false,-1);
        vcdp->declBus(c+26582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ max_chs_per_mvin_max_ochs_per_mvin", false,-1, 15,0);
        vcdp->declQuad(c+56055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ B_rows", false,-1, 63,0);
        vcdp->declQuad(c+56057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ addr_start", false,-1, 63,0);
        vcdp->declQuad(c+56059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ dram_stride", false,-1, 48,0);
        vcdp->declBus(c+56061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ och", false,-1, 15,0);
        vcdp->declBus(c+56062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ krow", false,-1, 15,0);
        vcdp->declBus(c+56063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ kcol", false,-1, 15,0);
        vcdp->declBus(c+56064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ kch", false,-1, 15,0);
        vcdp->declArray(c+26583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ dram_offset", false,-1, 67,0);
        vcdp->declBus(c+56065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ config_cmd_rs1_stride", false,-1, 13,0);
        vcdp->declQuad(c+56066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ config_cmd__rs1", false,-1, 63,0);
        vcdp->declQuad(c+56068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ config_cmd__rs2", false,-1, 63,0);
        vcdp->declBus(c+56070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ mvin_cmd_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+56075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_kch_max", false,-1, 15,0);
        vcdp->declBus(c+26586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_kch", false,-1, 15,0);
        vcdp->declBus(c+56076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_kcol_max", false,-1, 15,0);
        vcdp->declBus(c+26587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_kcol", false,-1, 15,0);
        vcdp->declBus(c+56077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_krow_max", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__824(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+26588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_krow", false,-1, 15,0);
        vcdp->declBus(c+56078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_och_max", false,-1, 15,0);
        vcdp->declBus(c+26589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ next_och", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p reset", false,-1);
        vcdp->declBit(c+26573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_ready", false,-1);
        vcdp->declBit(c+26574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_valid", false,-1);
        vcdp->declBus(c+56022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+26575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+26578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_K", false,-1, 15,0);
        vcdp->declBus(c+26579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_ready", false,-1);
        vcdp->declBit(c+56029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+56039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_K", false,-1, 15,0);
        vcdp->declBus(c+56040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p io_busy", false,-1);
        vcdp->declBus(c+56079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+56089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_K", false,-1, 15,0);
        vcdp->declBus(c+56090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_0_J", false,-1, 15,0);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_dram_addr", false,-1, 67,0);
        vcdp->declQuad(c+56037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_spad_addr", false,-1, 63,0);
        vcdp->declBus(c+56039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_K", false,-1, 15,0);
        vcdp->declBus(c+56040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stages_1_J", false,-1, 15,0);
        vcdp->declBit(c+56091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p valids_0", false,-1);
        vcdp->declBit(c+56029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p valids_1", false,-1);
        vcdp->declBit(c+26590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stalling_1", false,-1);
        vcdp->declBit(c+26591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ld_weights_ command_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ reset", false,-1);
        vcdp->declBit(c+26445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_ready", false,-1);
        vcdp->declBit(c+26446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_valid", false,-1);
        vcdp->declBus(c+26447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_outer_bounds_stride", false,-1, 15,0);
        vcdp->declBus(c+26448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_outer_bounds_kernel_dilation", false,-1, 15,0);
        vcdp->declBus(c+26449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+26451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+26452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+26453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+26456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+26457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+26458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+26459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+26460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+26461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+55756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_downsample", false,-1);
        vcdp->declBus(c+26463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+26464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_ready", false,-1);
        vcdp->declBit(c+26466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_lda_completed", false,-1);
        vcdp->declBit(c+26468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_ldb_completed", false,-1);
        vcdp->declBit(c+26469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_ldd_completed", false,-1);
        vcdp->declBit(c+26470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_idle", false,-1);
        vcdp->declBit(c+55762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_rob_overloaded", false,-1);
        vcdp->declBit(c+55763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_reset", false,-1);
        vcdp->declBit(c+26592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_ready", false,-1);
        vcdp->declBit(c+26593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_valid", false,-1);
        vcdp->declBus(c+56092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+26594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_c_addr", false,-1, 67,0);
        vcdp->declBus(c+26596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_I", false,-1, 16,0);
        vcdp->declBus(c+26597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_J", false,-1, 15,0);
        vcdp->declBus(c+26598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_K", false,-1, 31,0);
        vcdp->declBit(c+56103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_in_bits_new_weights", false,-1);
        vcdp->declBit(c+26599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_ready", false,-1);
        vcdp->declBit(c+56104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+56109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_c_addr", false,-1, 67,0);
        vcdp->declBus(c+56117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_I", false,-1, 16,0);
        vcdp->declBus(c+56118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_J", false,-1, 15,0);
        vcdp->declBus(c+56119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_K", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__825(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_out_bits_new_weights", false,-1);
        vcdp->declBit(c+26600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p_io_busy", false,-1);
        vcdp->declBus(c+56121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ state", false,-1, 1,0);
        vcdp->declBus(c+56122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_outer_bounds_stride", false,-1, 15,0);
        vcdp->declBus(c+56123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_outer_bounds_kernel_dilation", false,-1, 15,0);
        vcdp->declBus(c+56124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+56125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_krows", false,-1, 15,0);
        vcdp->declBus(c+56126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_kcols", false,-1, 15,0);
        vcdp->declBus(c+56127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_kchs", false,-1, 15,0);
        vcdp->declBus(c+56128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+56129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+56130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+56131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_derived_params_irows", false,-1, 15,0);
        vcdp->declBus(c+56132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_derived_params_icols", false,-1, 15,0);
        vcdp->declBus(c+56133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_derived_params_out_channels_per_bank", false,-1, 15,0);
        vcdp->declBus(c+56134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_derived_params_input_spad_stride", false,-1, 15,0);
        vcdp->declBus(c+56135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+56136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+56137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+56138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_downsample", false,-1);
        vcdp->declBus(c+56139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_max_pixels_per_row", false,-1, 15,0);
        vcdp->declBit(c+55763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ req_loop_id", false,-1);
        vcdp->declQuad(c+56140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ B_rows", false,-1, 63,0);
        vcdp->declQuad(c+56142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ b_addr_start", false,-1, 63,0);
        vcdp->declBus(c+56144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ och", false,-1, 15,0);
        vcdp->declBus(c+56145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ krow", false,-1, 15,0);
        vcdp->declBus(c+56146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ kcol", false,-1, 15,0);
        vcdp->declBus(c+56147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ kch", false,-1, 15,0);
        vcdp->declBus(c+56148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ b", false,-1, 15,0);
        vcdp->declBus(c+56149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ orow", false,-1, 15,0);
        vcdp->declBus(c+56150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ ocol", false,-1, 15,0);
        vcdp->declBus(c+26601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pixels", false,-1, 15,0);
        vcdp->declQuad(c+56151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ irow", false,-1, 33,0);
        vcdp->declQuad(c+56153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ icol", false,-1, 33,0);
        vcdp->declBit(c+56103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ new_weights", false,-1);
        vcdp->declBus(c+56155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ config_cmd_rs1_a_stride", false,-1, 15,0);
        vcdp->declQuad(c+56156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ config_cmd__rs1", false,-1, 63,0);
        vcdp->declBus(c+56158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ config_cmd_rs2_c_stride", false,-1, 15,0);
        vcdp->declQuad(c+56159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ config_cmd__rs2", false,-1, 63,0);
        vcdp->declBit(c+26602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ ld_ahead", false,-1);
        vcdp->declBus(c+56161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ comp_cmd__inst_funct", false,-1, 6,0);
        vcdp->declBus(c+56162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+56165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_is_acc_addr", false,-1);
        vcdp->declBus(c+56166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+56167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_garbage_bit", false,-1);
        vcdp->declBus(c+56168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_local_addr_data", false,-1, 13,0);
        vcdp->declBus(c+56169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ io_cmd_bits_rs1_lo", false,-1, 30,0);
        vcdp->declBus(c+56173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs1_num_rows", false,-1, 4,0);
        vcdp->declBus(c+56175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ pre_cmd_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+56176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ comp_cmd_rs1_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ comp_cmd_rs1_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ comp_cmd_rs1_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ comp_cmd_rs1_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_ocol_max", false,-1, 15,0);
        vcdp->declBus(c+26603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_ocol", false,-1, 15,0);
        vcdp->declBus(c+56181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_orow_max", false,-1, 15,0);
        vcdp->declBus(c+26604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_orow", false,-1, 15,0);
        vcdp->declBus(c+56182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_b_max", false,-1, 15,0);
        vcdp->declBus(c+26605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_b", false,-1, 15,0);
        vcdp->declBus(c+56183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_kch_max", false,-1, 15,0);
        vcdp->declBus(c+26606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_kch", false,-1, 15,0);
        vcdp->declBus(c+56184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_kcol_max", false,-1, 15,0);
        vcdp->declBus(c+26607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_kcol", false,-1, 15,0);
        vcdp->declBus(c+56185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_krow_max", false,-1, 15,0);
        vcdp->declBus(c+26608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_krow", false,-1, 15,0);
        vcdp->declBus(c+56186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_och_max", false,-1, 15,0);
        vcdp->declBus(c+26609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ next_och", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p reset", false,-1);
        vcdp->declBit(c+26592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_ready", false,-1);
        vcdp->declBit(c+26593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_valid", false,-1);
        vcdp->declBus(c+56092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+26594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_c_addr", false,-1, 67,0);
        vcdp->declBus(c+26596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_I", false,-1, 16,0);
        vcdp->declBus(c+26597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_J", false,-1, 15,0);
        vcdp->declBus(c+26598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_K", false,-1, 31,0);
        vcdp->declBit(c+56103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_in_bits_new_weights", false,-1);
        vcdp->declBit(c+26599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_ready", false,-1);
        vcdp->declBit(c+56104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+56109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_c_addr", false,-1, 67,0);
        vcdp->declBus(c+56117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_I", false,-1, 16,0);
        vcdp->declBus(c+56118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_J", false,-1, 15,0);
        vcdp->declBus(c+56119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_K", false,-1, 31,0);
        vcdp->declBit(c+56120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_out_bits_new_weights", false,-1);
        vcdp->declBit(c+26600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p io_busy", false,-1);
        vcdp->declBus(c+56187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_cmd_inst_funct", false,-1, 6,0);
    }
}

void VTestHarness::traceInitThis__826(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+56188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+56192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_c_addr", false,-1, 67,0);
        vcdp->declBus(c+56200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_I", false,-1, 16,0);
        vcdp->declBus(c+56201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_J", false,-1, 15,0);
        vcdp->declBus(c+56202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_K", false,-1, 31,0);
        vcdp->declBit(c+56203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_0_new_weights", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+56109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_a_addr", false,-1, 51,0);
        vcdp->declArray(c+56111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_b_addr", false,-1, 67,0);
        vcdp->declArray(c+56114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_c_addr", false,-1, 67,0);
        vcdp->declBus(c+56117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_I", false,-1, 16,0);
        vcdp->declBus(c+56118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_J", false,-1, 15,0);
        vcdp->declBus(c+56119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_K", false,-1, 31,0);
        vcdp->declBit(c+56120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stages_1_new_weights", false,-1);
        vcdp->declBit(c+56204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p valids_0", false,-1);
        vcdp->declBit(c+56104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p valids_1", false,-1);
        vcdp->declBit(c+26610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stalling_1", false,-1);
        vcdp->declBit(c+26611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod ex_ command_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ reset", false,-1);
        vcdp->declBit(c+26471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_ready", false,-1);
        vcdp->declBit(c+26472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_valid", false,-1);
        vcdp->declBus(c+26473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+26474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_outer_bounds_out_dim", false,-1, 15,0);
        vcdp->declBus(c+26475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_outer_bounds_pool_out_dim", false,-1, 15,0);
        vcdp->declBus(c+26476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_outer_bounds_pool_size", false,-1, 15,0);
        vcdp->declBus(c+26477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_outer_bounds_pool_stride", false,-1, 15,0);
        vcdp->declBus(c+26478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+26479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_porows", false,-1, 15,0);
        vcdp->declBus(c+26480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_pocols", false,-1, 15,0);
        vcdp->declBus(c+26481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_plpad", false,-1, 15,0);
        vcdp->declBus(c+26482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_pupad", false,-1, 15,0);
        vcdp->declBus(c+26483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+26484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+26485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+55764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+26486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+26488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_no_pool", false,-1);
        vcdp->declBus(c+26489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_activation", false,-1, 1,0);
        vcdp->declBit(c+26490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_cmd_ready", false,-1);
        vcdp->declBit(c+26491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_cmd_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_ex_completed", false,-1);
        vcdp->declBit(c+26493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_idle", false,-1);
        vcdp->declBit(c+55770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_rob_overloaded", false,-1);
        vcdp->declBit(c+55771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_reset", false,-1);
        vcdp->declBit(c+26612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_ready", false,-1);
        vcdp->declBit(c+26613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_valid", false,-1);
        vcdp->declBus(c+56205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+26614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+26617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+26620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_channels", false,-1, 15,0);
        vcdp->declBit(c+56216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_is_pool", false,-1);
        vcdp->declBus(c+26621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_I", false,-1, 15,0);
        vcdp->declBus(c+26620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_ready", false,-1);
        vcdp->declBit(c+56217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+56225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+56231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+56234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_channels", false,-1, 15,0);
        vcdp->declBit(c+56235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_is_pool", false,-1);
        vcdp->declBus(c+56236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_I", false,-1, 15,0);
        vcdp->declBus(c+56237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p_io_busy", false,-1);
        vcdp->declBus(c+56238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ state", false,-1, 2,0);
        vcdp->declBus(c+56239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_outer_bounds_out_channels", false,-1, 15,0);
        vcdp->declBus(c+56240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_outer_bounds_out_dim", false,-1, 15,0);
        vcdp->declBus(c+56241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_outer_bounds_pool_out_dim", false,-1, 15,0);
        vcdp->declBus(c+56242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_outer_bounds_pool_size", false,-1, 15,0);
        vcdp->declBus(c+56243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_outer_bounds_pool_stride", false,-1, 15,0);
        vcdp->declBus(c+56244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_batches", false,-1, 15,0);
        vcdp->declBus(c+56245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_porows", false,-1, 15,0);
        vcdp->declBus(c+56246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_pocols", false,-1, 15,0);
        vcdp->declBus(c+56247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_plpad", false,-1, 15,0);
        vcdp->declBus(c+56248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_pupad", false,-1, 15,0);
        vcdp->declBus(c+56249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_orows", false,-1, 15,0);
        vcdp->declBus(c+56250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_inner_bounds_ocols", false,-1, 15,0);
        vcdp->declBus(c+56251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_derived_params_ochs", false,-1, 15,0);
        vcdp->declBus(c+56252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_addr_start", false,-1, 9,0);
        vcdp->declQuad(c+56253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_dram_addr", false,-1, 39,0);
        vcdp->declBit(c+56255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_no_pool", false,-1);
        vcdp->declBus(c+56256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_activation", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__827(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ req_loop_id", false,-1);
        vcdp->declBit(c+56257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ skip", false,-1);
        vcdp->declBus(c+56258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ b", false,-1, 15,0);
        vcdp->declBus(c+56259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ orow", false,-1, 15,0);
        vcdp->declBus(c+56260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ ocol", false,-1, 15,0);
        vcdp->declBus(c+56261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ och", false,-1, 15,0);
        vcdp->declArray(c+56262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ dram_offset", false,-1, 67,0);
        vcdp->declBus(c+56265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_pool_stride", false,-1, 1,0);
        vcdp->declBus(c+56266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_lpad", false,-1, 1,0);
        vcdp->declBus(c+56267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_upad", false,-1, 1,0);
        vcdp->declBus(c+56268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_pool_size", false,-1, 1,0);
        vcdp->declBus(c+56269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_lo", false,-1, 11,0);
        vcdp->declBus(c+56270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_porows", false,-1, 7,0);
        vcdp->declBus(c+56271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_pool_out_dim", false,-1, 7,0);
        vcdp->declBus(c+56272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_ocols", false,-1, 7,0);
        vcdp->declBus(c+56273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_orows", false,-1, 7,0);
        vcdp->declBus(c+56274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs1_pocols", false,-1, 7,0);
        vcdp->declQuad(c+56275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd__rs1", false,-1, 63,0);
        vcdp->declBus(c+56277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd_rs2_stride", false,-1, 31,0);
        vcdp->declQuad(c+56278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pre_pool_config_cmd__rs2", false,-1, 63,0);
        vcdp->declQuad(c+56280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ post_pool_config_cmd__rs1", false,-1, 63,0);
        vcdp->declBus(c+56282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pool_mvout_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pool_mvout_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pool_mvout_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ pool_mvout_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ mvout_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+56287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ mvout_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+56288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ mvout_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+56289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ mvout_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+56290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ mvout_cmd_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+56291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_och_max", false,-1, 15,0);
        vcdp->declBus(c+26624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_och", false,-1, 15,0);
        vcdp->declBus(c+56292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_ocol_max", false,-1, 15,0);
        vcdp->declBus(c+26625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_ocol", false,-1, 15,0);
        vcdp->declBus(c+56293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_orow_max", false,-1, 15,0);
        vcdp->declBus(c+26626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_orow", false,-1, 15,0);
        vcdp->declBus(c+56294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_b_max", false,-1, 15,0);
        vcdp->declBus(c+26627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_b", false,-1, 15,0);
        vcdp->declBus(c+26628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ next_b_1", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p reset", false,-1);
        vcdp->declBit(c+26612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_ready", false,-1);
        vcdp->declBit(c+26613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_valid", false,-1);
        vcdp->declBus(c+56205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+26614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+26617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+26620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_channels", false,-1, 15,0);
        vcdp->declBit(c+56216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_is_pool", false,-1);
        vcdp->declBus(c+26621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_I", false,-1, 15,0);
        vcdp->declBus(c+26620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_in_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_ready", false,-1);
        vcdp->declBit(c+56217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+56225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+56231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+56234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_channels", false,-1, 15,0);
        vcdp->declBit(c+56235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_is_pool", false,-1);
        vcdp->declBus(c+56236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_I", false,-1, 15,0);
        vcdp->declBus(c+56237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_out_bits_J", false,-1, 15,0);
        vcdp->declBit(c+26623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p io_busy", false,-1);
        vcdp->declBus(c+56295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+56303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+56309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+56312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_channels", false,-1, 15,0);
        vcdp->declBit(c+56313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_is_pool", false,-1);
        vcdp->declBus(c+56314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_I", false,-1, 15,0);
        vcdp->declBus(c+56315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_0_J", false,-1, 15,0);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+56218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+56220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_cmd_rs2", false,-1, 63,0);
        vcdp->declArray(c+56222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_dram_addr", false,-1, 67,0);
        vcdp->declArray(c+56225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_spad_addr", false,-1, 67,0);
        vcdp->declArray(c+56228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_pool_dram_addr", false,-1, 64,0);
        vcdp->declArray(c+56231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_pool_spad_addr", false,-1, 65,0);
        vcdp->declBus(c+56234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_channels", false,-1, 15,0);
        vcdp->declBit(c+56235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_is_pool", false,-1);
        vcdp->declBus(c+56236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_I", false,-1, 15,0);
        vcdp->declBus(c+56237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stages_1_J", false,-1, 15,0);
        vcdp->declBit(c+56316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p valids_0", false,-1);
        vcdp->declBit(c+56217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p valids_1", false,-1);
        vcdp->declBit(c+26629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stalling_1", false,-1);
        vcdp->declBit(c+26630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod st_ command_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd reset", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__828(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_ready", false,-1);
        vcdp->declBit(c+26495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_valid", false,-1);
        vcdp->declBus(c+26496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+55779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+55780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+55781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd io_deq_bits_from_conv_fsm", false,-1);
    }
}

void VTestHarness::traceInitThis__829(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56317+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+26496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56321+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+55772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56323+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+55773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56325+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56327+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56329+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56331+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+55777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56333+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+55778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56335+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56339+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56343+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56345+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56347+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__830(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56349+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56351+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56353+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56355+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56357+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56359+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56361+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56363+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56365+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56367+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56369+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56371+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56373+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__831(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56375+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56377+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56379+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56381+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56383+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56385+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56387+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56389+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56391+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_xs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56393+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56395+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56397+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__832(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56399+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56401+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56403+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56405+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56407+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56409+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56411+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56413+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56415+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_cmd_status_uie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56417+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56419+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+55780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56421+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_matmul_fsm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56423+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+55782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__833(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ram_from_conv_fsm_MPORT_en", false,-1);
        vcdp->declBit(c+56320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd value", false,-1);
        vcdp->declBit(c+56319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd value_1", false,-1);
        vcdp->declBit(c+56425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd maybe_full", false,-1);
        vcdp->declBit(c+26632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd ptr_match", false,-1);
        vcdp->declBit(c+26633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd empty", false,-1);
        vcdp->declBit(c+26634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd full", false,-1);
        vcdp->declBit(c+26635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd do_enq", false,-1);
        vcdp->declBit(c+26636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod cmd do_deq", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_0_ready", false,-1);
        vcdp->declBit(c+26491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_0_valid", false,-1);
        vcdp->declBus(c+55765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_1_ready", false,-1);
        vcdp->declBit(c+26466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_1_valid", false,-1);
        vcdp->declBus(c+55757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_1_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_1_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_1_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_2_ready", false,-1);
        vcdp->declBit(c+26397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_2_valid", false,-1);
        vcdp->declBus(c+55737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_2_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_2_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_2_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_3_ready", false,-1);
        vcdp->declBit(c+26442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_3_valid", false,-1);
        vcdp->declBus(c+55750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_3_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_3_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_3_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_4_ready", false,-1);
        vcdp->declBit(c+26422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_4_valid", false,-1);
        vcdp->declBus(c+55744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_4_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_4_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_in_4_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_out_ready", false,-1);
        vcdp->declBit(c+26501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_out_valid", false,-1);
        vcdp->declBus(c+26502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_out_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb grant_1", false,-1);
        vcdp->declBit(c+26638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb grant_2", false,-1);
        vcdp->declBit(c+26639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb grant_3", false,-1);
        vcdp->declBit(c+26640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod arb grant_4", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 reset", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_in_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_ready", false,-1);
        vcdp->declBit(c+12237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__834(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_out_bits_from_conv_fsm", false,-1);
        vcdp->declBus(c+12252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_ld_completed", false,-1, 5,0);
        vcdp->declBus(c+12253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_st_completed", false,-1, 5,0);
        vcdp->declBus(c+12254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_ex_completed", false,-1, 5,0);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_reset", false,-1);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_ready", false,-1);
        vcdp->declBit(c+26641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_valid", false,-1);
        vcdp->declBus(c+26642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declBus(c+26645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declQuad(c+26646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_transpose", false,-1);
        vcdp->declBus(c+26651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_addr_start", false,-1, 13,0);
        vcdp->declBit(c+26652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_cmd_ready", false,-1);
        vcdp->declBit(c+26654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_cmd_valid", false,-1);
        vcdp->declQuad(c+26655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_i", false,-1, 15,0);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_k", false,-1, 15,0);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_rob_overloaded", false,-1);
        vcdp->declBit(c+56430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA_io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_reset", false,-1);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_ready", false,-1);
        vcdp->declBit(c+26659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_valid", false,-1);
        vcdp->declBus(c+26660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declBus(c+26663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declQuad(c+26664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_transpose", false,-1);
        vcdp->declBus(c+26669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_addr_end", false,-1, 14,0);
        vcdp->declBit(c+26670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_cmd_ready", false,-1);
        vcdp->declBit(c+26672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_cmd_valid", false,-1);
        vcdp->declQuad(c+26673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_k", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_j", false,-1, 15,0);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_rob_overloaded", false,-1);
        vcdp->declBit(c+56434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB_io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_reset", false,-1);
        vcdp->declBit(c+56435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_ready", false,-1);
        vcdp->declBit(c+26677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__835(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+26678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+26682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_low_d", false,-1);
        vcdp->declBus(c+56436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_cmd_ready", false,-1);
        vcdp->declBit(c+26689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_cmd_valid", false,-1);
        vcdp->declQuad(c+26690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+56435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_rob_overloaded", false,-1);
        vcdp->declBit(c+56437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD_io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_reset", false,-1);
        vcdp->declBit(c+56438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_ready", false,-1);
        vcdp->declBit(c+26694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_valid", false,-1);
        vcdp->declBus(c+26695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declBus(c+26700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declBit(c+26701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_a_tranpose", false,-1);
        vcdp->declBit(c+26702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_b_tranpose", false,-1);
        vcdp->declBit(c+26703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_accumulate", false,-1);
        vcdp->declBus(c+26704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+26705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+56439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_cmd_ready", false,-1);
        vcdp->declBit(c+26708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_cmd_valid", false,-1);
        vcdp->declBus(c+56440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_k", false,-1, 15,0);
        vcdp->declBus(c+56442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_j", false,-1, 15,0);
        vcdp->declBus(c+56443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_i", false,-1, 15,0);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ld_ka", false,-1, 15,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ld_kb", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ld_j", false,-1, 15,0);
        vcdp->declBus(c+56427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ld_i", false,-1, 15,0);
        vcdp->declBit(c+56444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_lda_completed", false,-1);
        vcdp->declBit(c+56445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ldb_completed", false,-1);
        vcdp->declBit(c+56446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_ldd_completed", false,-1);
        vcdp->declBit(c+56438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_idle", false,-1);
        vcdp->declBit(c+56447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_rob_overloaded", false,-1);
        vcdp->declBit(c+56448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_reset", false,-1);
        vcdp->declBit(c+56449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_ready", false,-1);
        vcdp->declBit(c+26713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_valid", false,-1);
        vcdp->declBus(c+26714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+26719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_full_c", false,-1);
        vcdp->declBus(c+26724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_act", false,-1, 2,0);
        vcdp->declBus(c+56450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_cmd_ready", false,-1);
        vcdp->declBit(c+26726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_cmd_valid", false,-1);
        vcdp->declBus(c+56451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_ex_k", false,-1, 15,0);
        vcdp->declBus(c+56442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_ex_j", false,-1, 15,0);
        vcdp->declBus(c+56443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_ex_i", false,-1, 15,0);
        vcdp->declBit(c+56452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_ex_completed", false,-1);
        vcdp->declBit(c+56449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_idle", false,-1);
        vcdp->declBit(c+56453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_rob_overloaded", false,-1);
        vcdp->declBit(c+56454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC_io_loop_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_reset", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sd", false,-1);
    }
}

void VTestHarness::traceInitThis__836(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_ready", false,-1);
        vcdp->declBit(c+26732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+26733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+56455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+56456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+56457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+56458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+56459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+56460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+56461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+56462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+56463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+56464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+56465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd_io_deq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_reset", false,-1);
        vcdp->declBit(c+26653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_ready", false,-1);
        vcdp->declBit(c+26654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_valid", false,-1);
        vcdp->declQuad(c+26655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_ready", false,-1);
        vcdp->declBit(c+26672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_valid", false,-1);
        vcdp->declQuad(c+26673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_forceA", false,-1);
        vcdp->declBit(c+26739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_forceB", false,-1);
        vcdp->declBit(c+26740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_out_ready", false,-1);
        vcdp->declBit(c+26741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_out_valid", false,-1);
        vcdp->declBus(c+26742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_out_bits_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__837(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+26745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_idle", false,-1);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_idle", false,-1);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inA_k", false,-1, 15,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_k", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb_io_inB_j", false,-1, 15,0);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+26726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+56451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+26708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+56440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_1_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_1_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_1_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+26689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_2_valid", false,-1);
        vcdp->declQuad(c+26690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_2_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_2_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_3_ready", false,-1);
        vcdp->declBit(c+26741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_3_valid", false,-1);
        vcdp->declBus(c+26742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_3_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_3_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_in_3_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_out_ready", false,-1);
        vcdp->declBit(c+26747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_out_valid", false,-1);
        vcdp->declBus(c+26748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_out_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb_io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_max_k", false,-1, 15,0);
        vcdp->declBus(c+56467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_max_j", false,-1, 15,0);
        vcdp->declBus(c+56468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_max_i", false,-1, 15,0);
        vcdp->declBus(c+56469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_pad_k", false,-1, 15,0);
        vcdp->declBus(c+56470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_pad_j", false,-1, 15,0);
        vcdp->declBus(c+56471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_pad_i", false,-1, 15,0);
        vcdp->declQuad(c+56472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_a_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_b_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_d_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_c_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_a_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_b_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_d_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_c_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_a_transpose", false,-1);
        vcdp->declBit(c+56489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_b_transpose", false,-1);
        vcdp->declBus(c+56490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_act", false,-1, 2,0);
        vcdp->declBit(c+56491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_low_d", false,-1);
        vcdp->declBit(c+56492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_full_c", false,-1);
        vcdp->declBit(c+56493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ex_accumulate", false,-1);
        vcdp->declBit(c+56494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_configured", false,-1);
        vcdp->declBit(c+56495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_running", false,-1);
        vcdp->declBit(c+56496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_lda_started", false,-1);
        vcdp->declBit(c+56497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ldb_started", false,-1);
        vcdp->declBit(c+56498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ex_started", false,-1);
        vcdp->declBit(c+56499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ldd_started", false,-1);
        vcdp->declBit(c+56500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_st_started", false,-1);
        vcdp->declBit(c+56501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_lda_completed", false,-1);
        vcdp->declBit(c+56502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ldb_completed", false,-1);
        vcdp->declBit(c+56503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ex_completed", false,-1);
        vcdp->declBit(c+56504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_ldd_completed", false,-1);
        vcdp->declBit(c+56505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_0_st_completed", false,-1);
        vcdp->declBus(c+56506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_max_k", false,-1, 15,0);
        vcdp->declBus(c+56507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_max_j", false,-1, 15,0);
        vcdp->declBus(c+56508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_max_i", false,-1, 15,0);
        vcdp->declBus(c+56509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_pad_k", false,-1, 15,0);
        vcdp->declBus(c+56510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_pad_j", false,-1, 15,0);
        vcdp->declBus(c+56511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_pad_i", false,-1, 15,0);
        vcdp->declQuad(c+56512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_a_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_b_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_d_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_c_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_a_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_b_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_d_dram_stride", false,-1, 39,0);
        vcdp->declQuad(c+56526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_c_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_a_transpose", false,-1);
        vcdp->declBit(c+56529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_b_transpose", false,-1);
        vcdp->declBus(c+56530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_act", false,-1, 2,0);
        vcdp->declBit(c+56531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_low_d", false,-1);
        vcdp->declBit(c+56532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_full_c", false,-1);
        vcdp->declBit(c+56533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ex_accumulate", false,-1);
        vcdp->declBit(c+56534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_configured", false,-1);
        vcdp->declBit(c+56535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_running", false,-1);
        vcdp->declBit(c+56536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_lda_started", false,-1);
        vcdp->declBit(c+56537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ldb_started", false,-1);
        vcdp->declBit(c+56538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ex_started", false,-1);
        vcdp->declBit(c+56539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ldd_started", false,-1);
        vcdp->declBit(c+56540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_st_started", false,-1);
        vcdp->declBit(c+56541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_lda_completed", false,-1);
        vcdp->declBit(c+56542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ldb_completed", false,-1);
        vcdp->declBit(c+56543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ex_completed", false,-1);
        vcdp->declBit(c+56544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_ldd_completed", false,-1);
        vcdp->declBit(c+56545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_1_st_completed", false,-1);
        vcdp->declBit(c+56546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 head_loop_id", false,-1);
        vcdp->declBit(c+56547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 tail_loop_id", false,-1);
        vcdp->declBit(c+26753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_configured", false,-1);
        vcdp->declBit(c+26754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_being_configured_id", false,-1);
        vcdp->declBit(c+26755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ab_loads_on_same_loop", false,-1);
        vcdp->declBus(c+56548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ld_utilization", false,-1, 3,0);
        vcdp->declBus(c+56549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 st_utilization", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__838(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+56550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_utilization", false,-1, 4,0);
        vcdp->declBit(c+26756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 is_loop_run_cmd", false,-1);
        vcdp->declBit(c+26757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 is_loop_config_cmd", false,-1);
        vcdp->declBit(c+26758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 is_loop_cmd", false,-1);
        vcdp->declBus(c+56551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loops_configured", false,-1, 15,0);
        vcdp->declBus(c+56436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ld_d_addr_start", false,-1, 9,0);
        vcdp->declBus(c+56439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_c_addr_start", false,-1, 9,0);
        vcdp->declBus(c+56450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 st_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_requesting_ldA_id", false,-1);
        vcdp->declBit(c+26760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_requesting_ldB_id", false,-1);
        vcdp->declBit(c+26761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_requesting_ex_id", false,-1);
        vcdp->declBus(c+70347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex_c_addr_start_max", false,-1, 10,0);
        vcdp->declBit(c+26762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_requesting_ldD_id", false,-1);
        vcdp->declBit(c+26763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 loop_requesting_st_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA reset", false,-1);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_ready", false,-1);
        vcdp->declBit(c+26641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_valid", false,-1);
        vcdp->declBus(c+26642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declBus(c+26645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declQuad(c+26646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_transpose", false,-1);
        vcdp->declBus(c+26651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_addr_start", false,-1, 13,0);
        vcdp->declBit(c+26652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_cmd_ready", false,-1);
        vcdp->declBit(c+26654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_cmd_valid", false,-1);
        vcdp->declQuad(c+26655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_i", false,-1, 15,0);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_k", false,-1, 15,0);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_rob_overloaded", false,-1);
        vcdp->declBit(c+56430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA io_loop_id", false,-1);
        vcdp->declBit(c+56552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA state", false,-1);
        vcdp->declBus(c+56553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_max_i", false,-1, 15,0);
        vcdp->declBus(c+56554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_max_k", false,-1, 15,0);
        vcdp->declBus(c+56555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_pad_i", false,-1, 3,0);
        vcdp->declBus(c+56556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_pad_k", false,-1, 3,0);
        vcdp->declQuad(c+56557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_transpose", false,-1);
        vcdp->declBus(c+56562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_addr_start", false,-1, 13,0);
        vcdp->declBit(c+56430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA req_loop_id", false,-1);
        vcdp->declBus(c+56427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA i", false,-1, 15,0);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA k", false,-1, 15,0);
        vcdp->declBus(c+26764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA row_iterator", false,-1, 15,0);
        vcdp->declBus(c+26765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA col_iterator", false,-1, 15,0);
        vcdp->declBus(c+56563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA max_row_iterator", false,-1, 15,0);
        vcdp->declBus(c+26766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA max_col_iterator", false,-1, 15,0);
        vcdp->declBus(c+56564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA row_pad", false,-1, 3,0);
        vcdp->declBus(c+56565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA col_pad", false,-1, 3,0);
        vcdp->declBus(c+26767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA max_blocks", false,-1, 15,0);
        vcdp->declQuad(c+26768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA dram_offset", false,-1, 61,0);
        vcdp->declQuad(c+26770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA dram_addr", false,-1, 61,0);
        vcdp->declQuad(c+26772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA sp_addr", false,-1, 36,0);
        vcdp->declBus(c+26774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA blocks", false,-1, 15,0);
        vcdp->declBus(c+26775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA cols", false,-1, 20,0);
        vcdp->declBus(c+26776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA rows", false,-1, 4,0);
        vcdp->declBus(c+26777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_lo", false,-1, 30,0);
        vcdp->declBus(c+26781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA mvin_cmd_rs2_hi", false,-1, 32,0);
        vcdp->declBus(c+26784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA i_blocks", false,-1, 15,0);
        vcdp->declBus(c+26785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA k_blocks", false,-1, 15,0);
        vcdp->declBus(c+56566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA next_i_max", false,-1, 15,0);
        vcdp->declBus(c+26786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA next_i", false,-1, 15,0);
        vcdp->declBus(c+56567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA next_k_max", false,-1, 15,0);
        vcdp->declBus(c+26787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldA next_k", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB reset", false,-1);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_ready", false,-1);
        vcdp->declBit(c+26659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_valid", false,-1);
        vcdp->declBus(c+26660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declBus(c+26663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declQuad(c+26664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_transpose", false,-1);
        vcdp->declBus(c+26669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_addr_end", false,-1, 14,0);
        vcdp->declBit(c+26670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_cmd_ready", false,-1);
        vcdp->declBit(c+26672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_cmd_valid", false,-1);
        vcdp->declQuad(c+26673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_k", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_j", false,-1, 15,0);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_rob_overloaded", false,-1);
        vcdp->declBit(c+56434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB io_loop_id", false,-1);
        vcdp->declBit(c+56568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB state", false,-1);
        vcdp->declBus(c+56569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_max_k", false,-1, 15,0);
        vcdp->declBus(c+56570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_max_j", false,-1, 15,0);
        vcdp->declBus(c+56571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_pad_k", false,-1, 3,0);
        vcdp->declBus(c+56572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_pad_j", false,-1, 3,0);
        vcdp->declQuad(c+56573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_dram_addr", false,-1, 39,0);
    }
}

void VTestHarness::traceInitThis__839(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+56575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_transpose", false,-1);
        vcdp->declBus(c+56578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_addr_end", false,-1, 14,0);
        vcdp->declBit(c+56434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB req_loop_id", false,-1);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB k", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB j", false,-1, 15,0);
        vcdp->declBus(c+26788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB row_iterator", false,-1, 15,0);
        vcdp->declBus(c+26789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB col_iterator", false,-1, 15,0);
        vcdp->declBus(c+26790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB max_row_iterator", false,-1, 15,0);
        vcdp->declBus(c+26791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB max_col_iterator", false,-1, 15,0);
        vcdp->declBus(c+56579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB row_pad", false,-1, 3,0);
        vcdp->declBus(c+56580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB col_pad", false,-1, 3,0);
        vcdp->declBus(c+26792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB max_blocks", false,-1, 15,0);
        vcdp->declQuad(c+56581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB sp_addr_start", false,-1, 36,0);
        vcdp->declQuad(c+26793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB dram_offset", false,-1, 61,0);
        vcdp->declQuad(c+26795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB dram_addr", false,-1, 61,0);
        vcdp->declQuad(c+26797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB sp_addr", false,-1, 36,0);
        vcdp->declBus(c+26799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB blocks", false,-1, 15,0);
        vcdp->declBus(c+26800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB cols", false,-1, 20,0);
        vcdp->declBus(c+26801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB rows", false,-1, 4,0);
        vcdp->declBus(c+26802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_lo", false,-1, 30,0);
        vcdp->declBus(c+26806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB mvin_cmd_rs2_hi", false,-1, 32,0);
        vcdp->declBus(c+26809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB j_blocks", false,-1, 15,0);
        vcdp->declBus(c+26810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB k_blocks", false,-1, 15,0);
        vcdp->declBus(c+56583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB next_j_max", false,-1, 15,0);
        vcdp->declBus(c+26811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB next_j", false,-1, 15,0);
        vcdp->declBus(c+56584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB next_k_max", false,-1, 15,0);
        vcdp->declBus(c+26812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldB next_k", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD reset", false,-1);
        vcdp->declBit(c+56435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_ready", false,-1);
        vcdp->declBit(c+26677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_valid", false,-1);
        vcdp->declBus(c+26678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+26682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_low_d", false,-1);
        vcdp->declBus(c+56436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_cmd_ready", false,-1);
        vcdp->declBit(c+26689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_cmd_valid", false,-1);
        vcdp->declQuad(c+26690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+56435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_idle", false,-1);
        vcdp->declBit(c+56429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_rob_overloaded", false,-1);
        vcdp->declBit(c+56437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD io_loop_id", false,-1);
        vcdp->declBit(c+56585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD state", false,-1);
        vcdp->declBus(c+56586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_max_j", false,-1, 15,0);
        vcdp->declBus(c+56587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_max_i", false,-1, 15,0);
        vcdp->declBus(c+56588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_pad_j", false,-1, 3,0);
        vcdp->declBus(c+56589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+56590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_low_d", false,-1);
        vcdp->declBus(c+56595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_addr_start", false,-1, 9,0);
        vcdp->declBit(c+56437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD req_loop_id", false,-1);
        vcdp->declBus(c+26813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD max_blocks", false,-1, 15,0);
        vcdp->declBus(c+56596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD j", false,-1, 15,0);
        vcdp->declBus(c+56597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD i", false,-1, 15,0);
        vcdp->declQuad(c+26814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD dram_offset", false,-1, 63,0);
        vcdp->declQuad(c+26816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD sp_addr", false,-1, 36,0);
        vcdp->declBus(c+26818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD blocks", false,-1, 15,0);
        vcdp->declBus(c+26819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD cols", false,-1, 20,0);
        vcdp->declBus(c+56598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD rows", false,-1, 4,0);
        vcdp->declBus(c+26820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_lo", false,-1, 30,0);
        vcdp->declBus(c+26824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD mvin_cmd_rs2_hi", false,-1, 32,0);
        vcdp->declBus(c+26827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD next_i", false,-1, 15,0);
        vcdp->declBus(c+56599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD next_j_max", false,-1, 15,0);
        vcdp->declBus(c+26828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldD next_j", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex reset", false,-1);
        vcdp->declBit(c+56438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_ready", false,-1);
        vcdp->declBit(c+26694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_valid", false,-1);
        vcdp->declBus(c+26695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_pad_k", false,-1, 3,0);
        vcdp->declBus(c+26700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declBit(c+26701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_a_tranpose", false,-1);
        vcdp->declBit(c+26702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_b_tranpose", false,-1);
        vcdp->declBit(c+26703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_accumulate", false,-1);
        vcdp->declBus(c+26704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+26705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+56439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+26707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_cmd_ready", false,-1);
        vcdp->declBit(c+26708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_cmd_valid", false,-1);
        vcdp->declBus(c+56440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_cmd_bits_rs2", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__840(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+56441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_k", false,-1, 15,0);
        vcdp->declBus(c+56442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_j", false,-1, 15,0);
        vcdp->declBus(c+56443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_i", false,-1, 15,0);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ld_ka", false,-1, 15,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ld_kb", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ld_j", false,-1, 15,0);
        vcdp->declBus(c+56427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ld_i", false,-1, 15,0);
        vcdp->declBit(c+56444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_lda_completed", false,-1);
        vcdp->declBit(c+56445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ldb_completed", false,-1);
        vcdp->declBit(c+56446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_ldd_completed", false,-1);
        vcdp->declBit(c+56438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_idle", false,-1);
        vcdp->declBit(c+56447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_rob_overloaded", false,-1);
        vcdp->declBit(c+56448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex io_loop_id", false,-1);
        vcdp->declBus(c+56600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex state", false,-1, 1,0);
        vcdp->declBus(c+56601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_max_j", false,-1, 15,0);
        vcdp->declBus(c+56602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_max_k", false,-1, 15,0);
        vcdp->declBus(c+56603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_max_i", false,-1, 15,0);
        vcdp->declBus(c+56604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_pad_j", false,-1, 3,0);
        vcdp->declBus(c+56605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_pad_k", false,-1, 3,0);
        vcdp->declBus(c+56606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_pad_i", false,-1, 3,0);
        vcdp->declBit(c+56607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_a_tranpose", false,-1);
        vcdp->declBit(c+56608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_b_tranpose", false,-1);
        vcdp->declBit(c+56609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_accumulate", false,-1);
        vcdp->declBus(c+56610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_a_addr_start", false,-1, 13,0);
        vcdp->declBus(c+56611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_b_addr_end", false,-1, 14,0);
        vcdp->declBus(c+56612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_c_addr_start", false,-1, 9,0);
        vcdp->declBit(c+56448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex req_loop_id", false,-1);
        vcdp->declQuad(c+56613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_addr_start", false,-1, 36,0);
        vcdp->declBus(c+56441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex k", false,-1, 15,0);
        vcdp->declBus(c+56442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex j", false,-1, 15,0);
        vcdp->declBus(c+56443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex i", false,-1, 15,0);
        vcdp->declBus(c+56615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_row", false,-1, 15,0);
        vcdp->declBus(c+56616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_col", false,-1, 15,0);
        vcdp->declBus(c+56617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_row", false,-1, 15,0);
        vcdp->declBus(c+56618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_col", false,-1, 15,0);
        vcdp->declBus(c+56619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_max_col", false,-1, 15,0);
        vcdp->declBus(c+56620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_max_col", false,-1, 15,0);
        vcdp->declQuad(c+26829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_addr", false,-1, 36,0);
        vcdp->declQuad(c+26831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_addr", false,-1, 36,0);
        vcdp->declQuad(c+26833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex c_addr", false,-1, 36,0);
        vcdp->declBus(c+26835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_cols", false,-1, 4,0);
        vcdp->declBus(c+26836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex a_rows", false,-1, 4,0);
        vcdp->declBus(c+26837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex b_cols", false,-1, 4,0);
        vcdp->declBus(c+26838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+56621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_is_acc_addr", false,-1);
        vcdp->declBus(c+26841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_garbage_bit", false,-1);
        vcdp->declBus(c+26843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_local_addr_data", false,-1, 13,0);
        vcdp->declBit(c+56622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs2_local_addr_result_accumulate", false,-1);
        vcdp->declBus(c+26844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_lo", false,-1, 30,0);
        vcdp->declBus(c+26848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs1_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd__rs1", false,-1, 63,0);
        vcdp->declBus(c+26851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd_rs2_lo", false,-1, 30,0);
        vcdp->declQuad(c+26852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex pre_cmd__rs2", false,-1, 63,0);
        vcdp->declBus(c+26854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd_rs1_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd_rs1_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd_rs1_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd_rs1_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd__rs1", false,-1, 63,0);
        vcdp->declBit(c+56623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex lda_ahead", false,-1);
        vcdp->declBit(c+56624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex ldb_ahead", false,-1);
        vcdp->declBit(c+56625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex ld_ahead", false,-1);
        vcdp->declBus(c+56626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex comp_cmd__inst_funct", false,-1, 6,0);
        vcdp->declBus(c+26860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex next_i", false,-1, 15,0);
        vcdp->declBus(c+26861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex next_j", false,-1, 15,0);
        vcdp->declBus(c+26862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ex next_k", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC reset", false,-1);
        vcdp->declBit(c+56449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_ready", false,-1);
        vcdp->declBit(c+26713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_valid", false,-1);
        vcdp->declBus(c+26714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_max_k", false,-1, 15,0);
        vcdp->declBus(c+26715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_max_j", false,-1, 15,0);
        vcdp->declBus(c+26716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_max_i", false,-1, 15,0);
        vcdp->declBus(c+26717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_pad_j", false,-1, 3,0);
        vcdp->declBus(c+26718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+26719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+26721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+26723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_full_c", false,-1);
        vcdp->declBus(c+26724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_act", false,-1, 2,0);
        vcdp->declBus(c+56450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_addr_start", false,-1, 9,0);
        vcdp->declBit(c+26725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_req_bits_loop_id", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_cmd_ready", false,-1);
        vcdp->declBit(c+26726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_cmd_valid", false,-1);
        vcdp->declBus(c+56451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBus(c+56441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_ex_k", false,-1, 15,0);
        vcdp->declBus(c+56442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_ex_j", false,-1, 15,0);
        vcdp->declBus(c+56443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_ex_i", false,-1, 15,0);
        vcdp->declBit(c+56452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_ex_completed", false,-1);
        vcdp->declBit(c+56449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_idle", false,-1);
        vcdp->declBit(c+56453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_rob_overloaded", false,-1);
        vcdp->declBit(c+56454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC io_loop_id", false,-1);
        vcdp->declBus(c+56627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC state", false,-1, 1,0);
        vcdp->declBus(c+56628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_max_k", false,-1, 15,0);
        vcdp->declBus(c+56629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_max_j", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__841(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+56630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_max_i", false,-1, 15,0);
        vcdp->declBus(c+56631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_pad_j", false,-1, 3,0);
        vcdp->declBus(c+56632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_pad_i", false,-1, 3,0);
        vcdp->declQuad(c+56633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_dram_addr", false,-1, 39,0);
        vcdp->declQuad(c+56635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_dram_stride", false,-1, 39,0);
        vcdp->declBit(c+56637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_full_c", false,-1);
        vcdp->declBus(c+56638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_act", false,-1, 2,0);
        vcdp->declBus(c+56639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_addr_start", false,-1, 9,0);
        vcdp->declBit(c+56454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC req_loop_id", false,-1);
        vcdp->declBus(c+26863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC max_blocks", false,-1, 15,0);
        vcdp->declBus(c+56640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC j", false,-1, 15,0);
        vcdp->declBus(c+56641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC i", false,-1, 15,0);
        vcdp->declQuad(c+26864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC dram_offset", false,-1, 63,0);
        vcdp->declQuad(c+26866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC dram_addr", false,-1, 63,0);
        vcdp->declQuad(c+26868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC sp_addr", false,-1, 36,0);
        vcdp->declBus(c+26870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC blocks", false,-1, 15,0);
        vcdp->declBus(c+26871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC cols", false,-1, 20,0);
        vcdp->declBus(c+26872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC rows", false,-1, 4,0);
        vcdp->declBus(c+26873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declBus(c+26875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd_rs2_local_addr_result_result_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd_rs2_lo", false,-1, 30,0);
        vcdp->declBus(c+26877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd_rs2_num_cols", false,-1, 6,0);
        vcdp->declQuad(c+26878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC mvout_cmd__rs2", false,-1, 63,0);
        vcdp->declBus(c+56642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_row", false,-1, 15,0);
        vcdp->declBus(c+56643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_cmd", false,-1, 15,0);
        vcdp->declBus(c+56644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_stat_id", false,-1, 15,0);
        vcdp->declBus(c+26880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_stat_ids", false,-1, 16,0);
        vcdp->declBus(c+26881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_r", false,-1, 16,0);
        vcdp->declQuad(c+26882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_sp_addr", false,-1, 39,0);
        vcdp->declBus(c+26884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_norm_cmd", false,-1, 2,0);
        vcdp->declQuad(c+26885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_dram_offset", false,-1, 63,0);
        vcdp->declQuad(c+26887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_dram_addr", false,-1, 63,0);
        vcdp->declBus(c+56645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_config_norm_rs1_norm_stats_id", false,-1, 7,0);
        vcdp->declQuad(c+56646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_config_norm__rs1", false,-1, 63,0);
        vcdp->declBus(c+26889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_mvout_cmd_rs2_local_addr_result_result_data", false,-1, 13,0);
        vcdp->declBit(c+26890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_mvout_cmd_rs2_local_addr_result_result_garbage_bit", false,-1);
        vcdp->declQuad(c+26891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ln_mvout_cmd__rs2", false,-1, 63,0);
        vcdp->declBit(c+26893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC ex_ahead", false,-1);
        vcdp->declBus(c+26894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_i", false,-1, 15,0);
        vcdp->declBus(c+56648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_j_max", false,-1, 15,0);
        vcdp->declBus(c+26895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_j", false,-1, 15,0);
        vcdp->declBus(c+26896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_stat_id_max", false,-1, 16,0);
        vcdp->declBus(c+26897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_stat_id", false,-1, 15,0);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_cmd_max", false,-1, 1,0);
        vcdp->declBus(c+26898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_cmd", false,-1, 15,0);
        vcdp->declBus(c+26899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_row_max", false,-1, 4,0);
        vcdp->declBus(c+26900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_row", false,-1, 15,0);
        vcdp->declBus(c+26901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 stC next_i_1", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd reset", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_rob_id_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__842(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_ready", false,-1);
        vcdp->declBit(c+26732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_valid", false,-1);
        vcdp->declBus(c+26733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+56455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+56456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+56457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+56458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+56459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+56460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+56461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+56462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+56463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+56464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+56465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd io_deq_bits_from_conv_fsm", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56649+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+26733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56653+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56655+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56657+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56659+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56661+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__843(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56663+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56665+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56667+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56671+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56675+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56677+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56679+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56681+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56683+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56685+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56687+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56689+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56691+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__844(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56693+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56695+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56697+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56699+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56701+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56703+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56705+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56707+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56709+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56711+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56713+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56715+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__845(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56717+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56719+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56721+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56723+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_xs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56725+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56727+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56729+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56731+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56733+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56735+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56737+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56739+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56741+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__846(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56743+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56745+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56747+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_cmd_status_uie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56749+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56751+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56753+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_matmul_fsm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56755+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ram_from_conv_fsm_MPORT_en", false,-1);
        vcdp->declBit(c+56652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd value", false,-1);
        vcdp->declBit(c+56651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd value_1", false,-1);
        vcdp->declBit(c+56757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd maybe_full", false,-1);
        vcdp->declBit(c+26903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd ptr_match", false,-1);
        vcdp->declBit(c+26904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd empty", false,-1);
        vcdp->declBit(c+26905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd full", false,-1);
        vcdp->declBit(c+26906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd do_enq", false,-1);
        vcdp->declBit(c+26907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 cmd do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb reset", false,-1);
        vcdp->declBit(c+26653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_ready", false,-1);
        vcdp->declBit(c+26654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_valid", false,-1);
        vcdp->declQuad(c+26655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_ready", false,-1);
        vcdp->declBit(c+26672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_valid", false,-1);
        vcdp->declQuad(c+26673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_forceA", false,-1);
        vcdp->declBit(c+26739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_forceB", false,-1);
        vcdp->declBit(c+26740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_out_ready", false,-1);
        vcdp->declBit(c+26741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_out_valid", false,-1);
        vcdp->declBus(c+26742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_out_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+56426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_idle", false,-1);
        vcdp->declBit(c+56431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_idle", false,-1);
        vcdp->declBus(c+56428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inA_k", false,-1, 15,0);
        vcdp->declBus(c+56432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_k", false,-1, 15,0);
        vcdp->declBus(c+56433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 ldab_arb io_inB_j", false,-1, 15,0);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_0_ready", false,-1);
        vcdp->declBit(c+26726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_0_valid", false,-1);
        vcdp->declBus(c+56451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_1_ready", false,-1);
        vcdp->declBit(c+26708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_1_valid", false,-1);
        vcdp->declBus(c+56440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_1_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_1_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_1_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_2_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__847(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_2_valid", false,-1);
        vcdp->declQuad(c+26690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_2_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_2_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_3_ready", false,-1);
        vcdp->declBit(c+26741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_3_valid", false,-1);
        vcdp->declBus(c+26742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_3_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_3_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_in_3_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_out_ready", false,-1);
        vcdp->declBit(c+26747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_out_valid", false,-1);
        vcdp->declBus(c+26748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_out_bits_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_out_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb io_out_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+26908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb grant_1", false,-1);
        vcdp->declBit(c+26909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb grant_2", false,-1);
        vcdp->declBit(c+26910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1 arb grant_3", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd reset", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_ready", false,-1);
        vcdp->declBit(c+12237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_valid", false,-1);
        vcdp->declBus(c+12238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_ready", false,-1);
        vcdp->declBit(c+12256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_valid", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_zero1", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__848(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd io_deq_bits_from_conv_fsm", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56758+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56762+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56764+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56766+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56768+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56770+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56772+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56774+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56776+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+56780+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__849(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56784+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56786+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56788+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56790+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56792+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56794+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56796+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56798+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56800+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56802+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56804+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56806+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56808+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__850(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56810+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56812+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56814+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56816+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56818+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56820+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56822+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56824+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56826+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56828+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56830+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56832+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_xs_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__851(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56834+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56836+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56838+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56840+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56842+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56844+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56846+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56848+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56850+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56852+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56854+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56856+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_cmd_status_uie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56858+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__852(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+56860+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56862+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_matmul_fsm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+56864+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+26911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ram_from_conv_fsm_MPORT_en", false,-1);
        vcdp->declBit(c+56761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd value", false,-1);
        vcdp->declBit(c+56760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd value_1", false,-1);
        vcdp->declBit(c+56866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd maybe_full", false,-1);
        vcdp->declBit(c+26912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd ptr_match", false,-1);
        vcdp->declBit(c+26913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd empty", false,-1);
        vcdp->declBit(c+26914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd full", false,-1);
        vcdp->declBit(c+26915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd do_enq", false,-1);
        vcdp->declBit(c+26916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller reset", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_ready", false,-1);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_valid", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+11951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_ready", false,-1);
        vcdp->declBit(c+11952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+11962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_all_zeros", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_resp_valid", false,-1);
        vcdp->declBus(c+11967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_resp_bits_bytesRead", false,-1, 15,0);
        vcdp->declBus(c+11968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_dma_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_completed_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_completed_valid", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_busy", false,-1);
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_counter_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_counter_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller io_counter_event_signal_10", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_reset", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+26917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_ready", false,-1);
        vcdp->declBit(c+26918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+26919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+26924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_reset", false,-1);
        vcdp->declBit(c+26925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_alloc_valid", false,-1);
        vcdp->declBit(c+26926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_alloc_ready", false,-1);
        vcdp->declBus(c+26924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_alloc_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+26927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_alloc_bits_bytes_to_read", false,-1, 10,0);
        vcdp->declBit(c+26928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_alloc_bits_cmd_id", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_request_returned_valid", false,-1);
        vcdp->declBus(c+26929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_request_returned_bits_bytes_read", false,-1, 10,0);
        vcdp->declBit(c+26930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_request_returned_bits_cmd_id", false,-1);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_cmd_completed_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_cmd_completed_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__853(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_cmd_completed_bits_cmd_id", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_cmd_completed_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBit(c+56867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker_io_busy", false,-1);
        vcdp->declBus(c+56868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller control_state", false,-1, 1,0);
        vcdp->declQuad(c+56869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller strides_0", false,-1, 39,0);
        vcdp->declQuad(c+56871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller strides_1", false,-1, 39,0);
        vcdp->declQuad(c+56873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller strides_2", false,-1, 39,0);
        vcdp->declBus(c+56875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller scales_0", false,-1, 31,0);
        vcdp->declBus(c+56876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller scales_1", false,-1, 31,0);
        vcdp->declBus(c+56877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller scales_2", false,-1, 31,0);
        vcdp->declBit(c+56878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller shrinks_0", false,-1);
        vcdp->declBit(c+56879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller shrinks_1", false,-1);
        vcdp->declBit(c+56880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller shrinks_2", false,-1);
        vcdp->declBus(c+56881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller block_strides_0", false,-1, 13,0);
        vcdp->declBus(c+56882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller block_strides_1", false,-1, 13,0);
        vcdp->declBus(c+56883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller block_strides_2", false,-1, 13,0);
        vcdp->declBus(c+56884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller pixel_repeats_0", false,-1, 4,0);
        vcdp->declBus(c+56885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller pixel_repeats_1", false,-1, 4,0);
        vcdp->declBus(c+56886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller pixel_repeats_2", false,-1, 4,0);
        vcdp->declBus(c+56887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller row_counter", false,-1, 3,0);
        vcdp->declBus(c+26932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller mvin_rs2_local_addr_data", false,-1, 13,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller mvin_rs2_local_addr_is_acc_addr", false,-1);
        vcdp->declBus(c+12491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller mvin_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+26933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller mvin_rs2_num_rows", false,-1, 4,0);
        vcdp->declBit(c+26934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller config_mvin_rs1_shrink", false,-1);
        vcdp->declBus(c+26935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller config_mvin_rs1_state_id", false,-1, 1,0);
        vcdp->declBus(c+26936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller config_mvin_rs1_pixel_repeats", false,-1, 4,0);
        vcdp->declBus(c+26937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller config_mvin_rs1_stride", false,-1, 13,0);
        vcdp->declBus(c+26938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller config_mvin_rs1_scale", false,-1, 31,0);
        vcdp->declBus(c+26939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller load_state_id", false,-1, 1,0);
        vcdp->declBus(c+26940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller state_id", false,-1, 1,0);
        vcdp->declBit(c+11962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller all_zeros", false,-1);
        vcdp->declBus(c+26941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller actual_rows_read", false,-1, 4,0);
        vcdp->declBit(c+26942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller DoLoad", false,-1);
        vcdp->declBit(c+56888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_id_buf", false,-1);
        vcdp->declBus(c+26943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller row_counter_max", false,-1, 4,0);
        vcdp->declBit(c+26944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller last_row", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd reset", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_ready", false,-1);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_valid", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+26917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_ready", false,-1);
        vcdp->declBit(c+26918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_valid", false,-1);
        vcdp->declBus(c+26919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+26920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+26924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd io_deq_bits_rob_id_bits", false,-1, 5,0);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+56889+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+26919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declQuad(c+56899+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+26920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declQuad(c+56915+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+26922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBit(c+56931+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBit(c+56939+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+56947+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+26924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_MPORT_addr", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__854(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+26945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ram_rob_id_bits_MPORT_en", false,-1);
        vcdp->declBus(c+56898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd value", false,-1, 2,0);
        vcdp->declBus(c+56897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd value_1", false,-1, 2,0);
        vcdp->declBit(c+56955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd maybe_full", false,-1);
        vcdp->declBit(c+26946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd ptr_match", false,-1);
        vcdp->declBit(c+26947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd empty", false,-1);
        vcdp->declBit(c+26948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd full", false,-1);
        vcdp->declBit(c+26949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd do_enq", false,-1);
        vcdp->declBit(c+26950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker reset", false,-1);
        vcdp->declBit(c+26925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_alloc_valid", false,-1);
        vcdp->declBit(c+26926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_alloc_ready", false,-1);
        vcdp->declBus(c+26924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_alloc_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+26927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_alloc_bits_bytes_to_read", false,-1, 10,0);
        vcdp->declBit(c+26928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_alloc_bits_cmd_id", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_request_returned_valid", false,-1);
        vcdp->declBus(c+26929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_request_returned_bits_bytes_read", false,-1, 10,0);
        vcdp->declBit(c+26930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_request_returned_bits_cmd_id", false,-1);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_cmd_completed_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_cmd_completed_valid", false,-1);
        vcdp->declBit(c+26931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_cmd_completed_bits_cmd_id", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_cmd_completed_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBit(c+56867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker io_busy", false,-1);
        vcdp->declBit(c+56956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_0_valid", false,-1);
        vcdp->declBus(c+56957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_0_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+56958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_0_bytes_left", false,-1, 10,0);
        vcdp->declBit(c+56959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_1_valid", false,-1);
        vcdp->declBus(c+56960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_1_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+56961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmds_1_bytes_left", false,-1, 10,0);
        vcdp->declBit(c+26951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker next_empty_alloc", false,-1);
        vcdp->declBit(c+26952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller cmd_tracker cmd_completed_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller reset", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_ready", false,-1);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_valid", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_cmd_status_uie", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_cmd_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_status_debug", false,-1);
    }
}

void VTestHarness::traceInitThis__855(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_req_bits_store_en", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_resp_valid", false,-1);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_dma_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_completed_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_completed_valid", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_busy", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_counter_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_counter_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_counter_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller io_counter_event_signal_14", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_reset", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_ready", false,-1);
        vcdp->declBit(c+26954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+56962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+56963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+56964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+56965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+56966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+56967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+56968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+56969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+56970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+56971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+56972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+56973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+56974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+56975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+56976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+56977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+56978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+56979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+56980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+56981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+56982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+56983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+56984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+56985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+56986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+56987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+56988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+56989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_tvm", false,-1);
    }
}

void VTestHarness::traceInitThis__856(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+56990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+56991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+56992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+56993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+56994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+56995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+56996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+56997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+56998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+56999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+57000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+57001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+57002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+57003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+57004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+57005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+26959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+57007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_io_deq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_reset", false,-1);
        vcdp->declBit(c+26960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_alloc_valid", false,-1);
        vcdp->declBit(c+26961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_alloc_ready", false,-1);
        vcdp->declBus(c+26959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_alloc_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+26962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_alloc_bits_bytes_to_read", false,-1, 14,0);
        vcdp->declBit(c+26963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_alloc_bits_cmd_id", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_request_returned_valid", false,-1);
        vcdp->declBit(c+26964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_request_returned_bits_cmd_id", false,-1);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_cmd_completed_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_cmd_completed_valid", false,-1);
        vcdp->declBit(c+26965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_cmd_completed_bits_cmd_id", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_cmd_completed_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBit(c+57008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker_io_busy", false,-1);
        vcdp->declBus(c+57009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller control_state", false,-1, 1,0);
        vcdp->declQuad(c+57010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller stride", false,-1, 39,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller activation", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller acc_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+57012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller row_counter", false,-1, 11,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller block_counter", false,-1, 7,0);
        vcdp->declBus(c+57013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_stride", false,-1, 1,0);
        vcdp->declBus(c+57014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_size", false,-1, 1,0);
        vcdp->declBus(c+57015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_out_dim", false,-1, 7,0);
        vcdp->declBus(c+57016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_porows", false,-1, 7,0);
        vcdp->declBus(c+57017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_pocols", false,-1, 7,0);
        vcdp->declBus(c+57018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_orows", false,-1, 7,0);
        vcdp->declBus(c+57019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_ocols", false,-1, 7,0);
        vcdp->declBus(c+57020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_upad", false,-1, 1,0);
        vcdp->declBus(c+57021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_lpad", false,-1, 1,0);
        vcdp->declBus(c+57022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller porow_counter", false,-1, 7,0);
        vcdp->declBus(c+57023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pocol_counter", false,-1, 7,0);
        vcdp->declBus(c+57024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller wrow_counter", false,-1, 1,0);
        vcdp->declBus(c+57025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller wcol_counter", false,-1, 1,0);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pooling_is_enabled", false,-1);
        vcdp->declBit(c+26966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_1d_enabled", false,-1);
        vcdp->declBus(c+26967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller orow", false,-1, 10,0);
        vcdp->declBit(c+26968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller orow_is_negative", false,-1);
        vcdp->declBus(c+26969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller ocol", false,-1, 10,0);
        vcdp->declBit(c+26970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller ocol_is_negative", false,-1);
        vcdp->declBus(c+57026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_total_rows", false,-1, 19,0);
        vcdp->declBus(c+26971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_local_addr_data", false,-1, 13,0);
        vcdp->declBit(c+26972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_local_addr_garbage_bit", false,-1);
        vcdp->declBit(c+26973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_local_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+26974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_local_addr_accumulate", false,-1);
        vcdp->declBit(c+26975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_local_addr_is_acc_addr", false,-1);
        vcdp->declBus(c+26976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_num_cols", false,-1, 6,0);
        vcdp->declBus(c+26977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_rs2_num_rows", false,-1, 4,0);
        vcdp->declBus(c+26978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller blocks", false,-1, 6,0);
        vcdp->declBus(c+26979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_cmd_type", false,-1, 1,0);
        vcdp->declBus(c+26980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_activation", false,-1, 1,0);
        vcdp->declBus(c+26981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_pool_stride", false,-1, 1,0);
        vcdp->declBus(c+26982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_pool_size", false,-1, 1,0);
        vcdp->declBus(c+26983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_upad", false,-1, 1,0);
        vcdp->declBus(c+26984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_lpad", false,-1, 1,0);
        vcdp->declBus(c+26985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_pool_out_dim", false,-1, 7,0);
        vcdp->declBus(c+26986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_porows", false,-1, 7,0);
        vcdp->declBus(c+26987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_pocols", false,-1, 7,0);
        vcdp->declBus(c+26988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_orows", false,-1, 7,0);
        vcdp->declBus(c+26989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs1_ocols", false,-1, 7,0);
        vcdp->declBus(c+26990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs2_stride", false,-1, 31,0);
        vcdp->declBus(c+26991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller config_mvout_rs2_acc_scale", false,-1, 31,0);
        vcdp->declQuad(c+26992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller current_vaddr", false,-1, 63,0);
        vcdp->declBus(c+26994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller current_localaddr_result_data", false,-1, 13,0);
        vcdp->declBit(c+26995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_row_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+26996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_row_addr_accumulate", false,-1);
        vcdp->declBit(c+26997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_row_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+26998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_row_addr_garbage_bit", false,-1);
        vcdp->declQuad(c+26999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_vaddr", false,-1, 63,0);
        vcdp->declBit(c+27001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller DoConfig", false,-1);
        vcdp->declBit(c+27002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller DoStore", false,-1);
        vcdp->declBus(c+27003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller mvout_1d_rows", false,-1, 15,0);
        vcdp->declBus(c+27004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pool_row_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_id_buf", false,-1);
        vcdp->declBus(c+57028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pocol_counter_max", false,-1, 7,0);
        vcdp->declBus(c+57029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller porow_counter_max", false,-1, 7,0);
        vcdp->declBus(c+27005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller row_counter_max", false,-1, 15,0);
        vcdp->declBus(c+27006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller row_counter_max_1", false,-1, 4,0);
        vcdp->declBus(c+57030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller pocol_counter_max_1", false,-1, 7,0);
        vcdp->declBus(c+57031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller porow_counter_max_1", false,-1, 7,0);
        vcdp->declBus(c+57032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller next_state", false,-1, 1,0);
        vcdp->declBit(c+27007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller last_block", false,-1);
    }
}

void VTestHarness::traceInitThis__857(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller last_row", false,-1);
        vcdp->declBit(c+27009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller only_one_dma_req", false,-1);
        vcdp->declBit(c+27010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller last_row_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd reset", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_ready", false,-1);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_valid", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+26953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_ready", false,-1);
        vcdp->declBit(c+26954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_valid", false,-1);
        vcdp->declBus(c+56962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+56963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+56964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+56965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+56966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+56967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+56968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+56969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+26955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+26957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+56970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+56971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+56972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+56973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+56974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+56975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+56976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+56977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+56978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+56979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+56980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+56981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+56982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+56983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+56984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+56985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+56986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+56987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+56988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+56989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+56990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+56991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+56992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+56993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+56994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+56995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+56996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+56997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+56998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_ube", false,-1);
    }
}

void VTestHarness::traceInitThis__858(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+57000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+57001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+57002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+57003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+57004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+57005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+26959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+57007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd io_deq_bits_from_conv_fsm", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57033+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57037+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57039+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57041+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57043+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57045+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57047+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57049+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+57051+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+57055+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+26957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57059+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57061+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__859(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+56970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57063+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57065+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57067+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57069+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57071+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57073+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57075+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57077+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57079+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57081+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57083+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57085+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sbe_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__860(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57087+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57089+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57091+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57093+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57095+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57097+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57099+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57101+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57103+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57105+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57107+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_xs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57109+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57111+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_MPORT_data", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__861(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57113+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+56995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57115+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57117+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57119+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57121+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+56999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57123+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57125+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57127+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57129+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57131+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_cmd_status_uie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57133+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+57135+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+26959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57137+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__862(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_matmul_fsm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+57139+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+57007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_MPORT_data", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_MPORT_mask", false,-1);
        vcdp->declBit(c+27011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ram_from_conv_fsm_MPORT_en", false,-1);
        vcdp->declBit(c+57036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd value", false,-1);
        vcdp->declBit(c+57035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd value_1", false,-1);
        vcdp->declBit(c+57141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd maybe_full", false,-1);
        vcdp->declBit(c+27012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd ptr_match", false,-1);
        vcdp->declBit(c+27013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd empty", false,-1);
        vcdp->declBit(c+27014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd full", false,-1);
        vcdp->declBit(c+27015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd do_enq", false,-1);
        vcdp->declBit(c+27016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker reset", false,-1);
        vcdp->declBit(c+26960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_alloc_valid", false,-1);
        vcdp->declBit(c+26961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_alloc_ready", false,-1);
        vcdp->declBus(c+26959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_alloc_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+26962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_alloc_bits_bytes_to_read", false,-1, 14,0);
        vcdp->declBit(c+26963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_alloc_bits_cmd_id", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_request_returned_valid", false,-1);
        vcdp->declBit(c+26964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_request_returned_bits_cmd_id", false,-1);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_cmd_completed_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_cmd_completed_valid", false,-1);
        vcdp->declBit(c+26965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_cmd_completed_bits_cmd_id", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_cmd_completed_bits_tag_rob_id", false,-1, 5,0);
        vcdp->declBit(c+57008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker io_busy", false,-1);
        vcdp->declBit(c+57142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_0_valid", false,-1);
        vcdp->declBus(c+57143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_0_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+57144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_0_bytes_left", false,-1, 14,0);
        vcdp->declBit(c+57145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_1_valid", false,-1);
        vcdp->declBus(c+57146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_1_tag_rob_id", false,-1, 5,0);
        vcdp->declBus(c+57147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmds_1_bytes_left", false,-1, 14,0);
        vcdp->declBit(c+27017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker next_empty_alloc", false,-1);
        vcdp->declBit(c+27018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller cmd_tracker cmd_completed_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_valid", false,-1);
        vcdp->declBus(c+12265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_addr_data", false,-1, 13,0);
        vcdp->declBus(c+49687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_ocol", false,-1, 7,0);
        vcdp->declBus(c+49688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_krow", false,-1, 3,0);
        vcdp->declBus(c+12266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_icol", false,-1, 8,0);
        vcdp->declBus(c+49689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_stride", false,-1, 2,0);
        vcdp->declBus(c+49690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_row_turn", false,-1, 10,0);
        vcdp->declBus(c+49691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_kdim2", false,-1, 7,0);
        vcdp->declBus(c+49692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_row_left", false,-1, 3,0);
        vcdp->declBit(c+12267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_im2col_req_bits_start_inputting", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_req_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_req_valid", false,-1);
        vcdp->declBus(c+12268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_resp_ready", false,-1);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_resp_valid", false,-1);
        vcdp->declArray(c+49475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_0_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_req_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_req_valid", false,-1);
        vcdp->declBus(c+12269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_resp_ready", false,-1);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_resp_valid", false,-1);
        vcdp->declArray(c+49481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_1_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_req_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_req_valid", false,-1);
        vcdp->declBus(c+12270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_resp_ready", false,-1);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_resp_valid", false,-1);
        vcdp->declArray(c+49487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_2_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_req_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_req_valid", false,-1);
        vcdp->declBus(c+12271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_resp_ready", false,-1);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_resp_valid", false,-1);
        vcdp->declArray(c+49493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_read_3_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_7", false,-1);
    }
}

void VTestHarness::traceInitThis__863(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_data", false,-1, 127,0);
        vcdp->declBit(c+12021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_1_data", false,-1, 127,0);
        vcdp->declBit(c+12022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_2_data", false,-1, 127,0);
        vcdp->declBit(c+12023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_3_data", false,-1, 127,0);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_0_ready", false,-1);
        vcdp->declBit(c+12025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_0_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_0_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_1_ready", false,-1);
        vcdp->declBit(c+12028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_1_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_req_1_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_ready", false,-1);
        vcdp->declBit(c+49500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_0_bits_fromDMA", false,-1);
        vcdp->declBit(c+12031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_ready", false,-1);
        vcdp->declBit(c+49518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_3_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__864(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_read_resp_1_bits_fromDMA", false,-1);
        vcdp->declBit(c+12032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_0_bits_mask_63", false,-1);
        vcdp->declBit(c+12036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_2_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__865(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_acc_write_1_bits_mask_63", false,-1);
        vcdp->declBit(c+12272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_completed_valid", false,-1);
        vcdp->declBus(c+12273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_busy", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_counter_event_signal_37", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_bits_cmd_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__866(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_in_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_ready", false,-1);
        vcdp->declBit(c+27019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_valid", false,-1);
        vcdp->declBus(c+27020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod_io_out_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_reset", false,-1);
        vcdp->declBit(c+57148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_ready", false,-1);
        vcdp->declBit(c+27019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_valid", false,-1);
        vcdp->declBus(c+27020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_valid_0", false,-1);
        vcdp->declBit(c+57150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_valid_1", false,-1);
        vcdp->declBit(c+57151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_valid_2", false,-1);
        vcdp->declBus(c+27027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_0_rob_id_valid", false,-1);
        vcdp->declBus(c+27033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_1_rob_id_valid", false,-1);
        vcdp->declBus(c+27040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_1_rob_id_bits", false,-1, 5,0);
        vcdp->declQuad(c+27041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_2_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_2_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_bits_2_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q_io_deq_pop", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_reset", false,-1);
        vcdp->declBit(c+27047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_ready", false,-1);
        vcdp->declBit(c+27048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_valid", false,-1);
        vcdp->declBit(c+27049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_perform_single_mul", false,-1);
        vcdp->declBit(c+27050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_perform_single_preload", false,-1);
        vcdp->declBus(c+27051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_bank", false,-1, 1,0);
        vcdp->declBus(c+27052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_bank", false,-1, 1,0);
        vcdp->declBus(c+27053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_bank", false,-1, 1,0);
        vcdp->declBit(c+27054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_bank_acc", false,-1);
        vcdp->declBit(c+27055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_bank_acc", false,-1);
        vcdp->declBit(c+27056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_bank_acc", false,-1);
        vcdp->declBit(c+27057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_read_from_acc", false,-1);
        vcdp->declBit(c+27058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_read_from_acc", false,-1);
        vcdp->declBit(c+27059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_read_from_acc", false,-1);
        vcdp->declBit(c+27060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_garbage", false,-1);
        vcdp->declBit(c+27061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_garbage", false,-1);
        vcdp->declBit(c+27062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_garbage", false,-1);
        vcdp->declBit(c+27063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_accumulate_zeros", false,-1);
        vcdp->declBit(c+27064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_preload_zeros", false,-1);
        vcdp->declBit(c+27065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_fire", false,-1);
        vcdp->declBit(c+27066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_fire", false,-1);
        vcdp->declBit(c+27067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_fire", false,-1);
        vcdp->declBus(c+27068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_b_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_d_unpadded_cols", false,-1, 4,0);
        vcdp->declBit(c+27071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_addr_accumulate", false,-1);
        vcdp->declBit(c+27073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_addr_data", false,-1, 13,0);
        vcdp->declBus(c+27076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_rows", false,-1, 4,0);
        vcdp->declBus(c+27077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_c_cols", false,-1, 4,0);
        vcdp->declBit(c+57152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_a_transpose", false,-1);
        vcdp->declBit(c+57153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_bd_transpose", false,-1);
        vcdp->declBus(c+27078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_dataflow", false,-1);
        vcdp->declBit(c+27081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_prop", false,-1);
        vcdp->declBus(c+57155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_shift", false,-1, 4,0);
        vcdp->declBit(c+57156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_enq_bits_first", false,-1);
        vcdp->declBit(c+27082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_ready", false,-1);
        vcdp->declBit(c+27083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_valid", false,-1);
        vcdp->declBit(c+27084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_perform_single_mul", false,-1);
        vcdp->declBit(c+27085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_perform_single_preload", false,-1);
        vcdp->declBus(c+27086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_bank", false,-1, 1,0);
        vcdp->declBus(c+27087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_bank", false,-1, 1,0);
        vcdp->declBus(c+27088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_bank", false,-1, 1,0);
        vcdp->declBit(c+27089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_bank_acc", false,-1);
        vcdp->declBit(c+27090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_bank_acc", false,-1);
        vcdp->declBit(c+27091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_bank_acc", false,-1);
        vcdp->declBit(c+27092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_read_from_acc", false,-1);
        vcdp->declBit(c+27093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_read_from_acc", false,-1);
        vcdp->declBit(c+27094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_read_from_acc", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_garbage", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_garbage", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_garbage", false,-1);
        vcdp->declBit(c+27095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_accumulate_zeros", false,-1);
        vcdp->declBit(c+27096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_preload_zeros", false,-1);
        vcdp->declBit(c+27097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_fire", false,-1);
        vcdp->declBit(c+27098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_fire", false,-1);
        vcdp->declBit(c+27099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_fire", false,-1);
        vcdp->declBus(c+27100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__867(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_addr_accumulate", false,-1);
        vcdp->declBit(c+57159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_c_cols", false,-1, 4,0);
        vcdp->declBit(c+57164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_a_transpose", false,-1);
        vcdp->declBit(c+57165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_bd_transpose", false,-1);
        vcdp->declBus(c+57166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_dataflow", false,-1);
        vcdp->declBit(c+57168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_prop", false,-1);
        vcdp->declBus(c+57169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_shift", false,-1, 4,0);
        vcdp->declBit(c+27105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_im2colling", false,-1);
        vcdp->declBit(c+57170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q_io_deq_bits_first", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_reset", false,-1);
        vcdp->declBit(c+27106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_ready", false,-1);
        vcdp->declBit(c+27107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_valid", false,-1);
        vcdp->declBus(c+27108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_11_0", false,-1, 7,0);
        vcdp->declBus(c+27120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_a_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_ready", false,-1);
        vcdp->declBit(c+27125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_valid", false,-1);
        vcdp->declBus(c+27126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_11_0", false,-1, 7,0);
        vcdp->declBus(c+27138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_b_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_ready", false,-1);
        vcdp->declBit(c+27143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_valid", false,-1);
        vcdp->declBus(c+27144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_11_0", false,-1, 7,0);
        vcdp->declBus(c+27156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_d_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_ready", false,-1);
        vcdp->declBit(c+27161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_valid", false,-1);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_tag_cols", false,-1, 4,0);
        vcdp->declBit(c+27104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_pe_control_dataflow", false,-1);
        vcdp->declBit(c+57171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_pe_control_propagate", false,-1);
        vcdp->declBus(c+57169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_pe_control_shift", false,-1, 4,0);
        vcdp->declBit(c+57164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_a_transpose", false,-1);
        vcdp->declBit(c+57165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_bd_transpose", false,-1);
        vcdp->declBus(c+27167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_total_rows", false,-1, 4,0);
        vcdp->declBus(c+27168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_req_bits_flush", false,-1, 1,0);
        vcdp->declBit(c+57172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_valid", false,-1);
        vcdp->declBit(c+27169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+27170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+27175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+27176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_tag_cols", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__868(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_0_0", false,-1, 19,0);
        vcdp->declBus(c+57174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_1_0", false,-1, 19,0);
        vcdp->declBus(c+57175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_2_0", false,-1, 19,0);
        vcdp->declBus(c+57176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_3_0", false,-1, 19,0);
        vcdp->declBus(c+57177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_4_0", false,-1, 19,0);
        vcdp->declBus(c+57178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_5_0", false,-1, 19,0);
        vcdp->declBus(c+57179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_6_0", false,-1, 19,0);
        vcdp->declBus(c+57180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_7_0", false,-1, 19,0);
        vcdp->declBus(c+57181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_8_0", false,-1, 19,0);
        vcdp->declBus(c+57182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_9_0", false,-1, 19,0);
        vcdp->declBus(c+57183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_10_0", false,-1, 19,0);
        vcdp->declBus(c+57184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_11_0", false,-1, 19,0);
        vcdp->declBus(c+57185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_12_0", false,-1, 19,0);
        vcdp->declBus(c+57186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_13_0", false,-1, 19,0);
        vcdp->declBus(c+57187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_14_0", false,-1, 19,0);
        vcdp->declBus(c+27177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_data_15_0", false,-1, 19,0);
        vcdp->declBus(c+27178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+57188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_resp_bits_last", false,-1);
        vcdp->declBit(c+57189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_rob_id_valid", false,-1);
        vcdp->declBit(c+57190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_addr_accumulate", false,-1);
        vcdp->declBit(c+57192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_0_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_rob_id_valid", false,-1);
        vcdp->declBit(c+57196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_addr_accumulate", false,-1);
        vcdp->declBit(c+57198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_1_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_rob_id_valid", false,-1);
        vcdp->declBit(c+57202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_addr_accumulate", false,-1);
        vcdp->declBit(c+57204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_2_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_rob_id_valid", false,-1);
        vcdp->declBit(c+57208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_addr_accumulate", false,-1);
        vcdp->declBit(c+57210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_3_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_rob_id_valid", false,-1);
        vcdp->declBit(c+57214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_addr_accumulate", false,-1);
        vcdp->declBit(c+57216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_4_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_rob_id_valid", false,-1);
        vcdp->declBit(c+57220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_addr_accumulate", false,-1);
        vcdp->declBit(c+57222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_io_tags_in_progress_5_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller control_state", false,-1, 1,0);
        vcdp->declBit(c+57154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller current_dataflow", false,-1);
        vcdp->declBit(c+27179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller DoConfig", false,-1);
        vcdp->declBit(c+27180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller DoComputes_0", false,-1);
        vcdp->declBit(c+27181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller DoPreloads_0", false,-1);
        vcdp->declBit(c+27182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller DoPreloads_1", false,-1);
        vcdp->declBit(c+27183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller preload_cmd_place", false,-1);
        vcdp->declBit(c+57226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush", false,-1);
        vcdp->declBus(c+49687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller ocol", false,-1, 7,0);
        vcdp->declBus(c+49688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller krow", false,-1, 3,0);
        vcdp->declBus(c+49689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller weight_stride", false,-1, 2,0);
        vcdp->declBus(c+49690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller row_turn", false,-1, 10,0);
        vcdp->declBus(c+49692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller row_left", false,-1, 3,0);
        vcdp->declBus(c+49691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller kdim2", false,-1, 7,0);
        vcdp->declBus(c+57155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_shift", false,-1, 4,0);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller acc_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activation", false,-1, 2,0);
        vcdp->declBit(c+57152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_transpose", false,-1);
        vcdp->declBit(c+57153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller bd_transpose", false,-1);
        vcdp->declBit(c+57227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_initialized", false,-1);
        vcdp->declBit(c+27184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_should_be_fed_into_transposer", false,-1);
        vcdp->declBus(c+27185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_place", false,-1, 1,0);
        vcdp->declBit(c+27186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_should_be_fed_into_transposer", false,-1);
        vcdp->declBus(c+27187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_place", false,-1, 1,0);
        vcdp->declBit(c+27188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_should_be_fed_into_transposer", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller im2col_en", false,-1);
        vcdp->declQuad(c+27028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs1s_0", false,-1, 63,0);
        vcdp->declQuad(c+27035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs1s_1", false,-1, 63,0);
        vcdp->declQuad(c+27041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs1s_2", false,-1, 63,0);
        vcdp->declBus(c+12265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_rs1_data", false,-1, 13,0);
        vcdp->declBit(c+27189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_rs1_garbage_bit", false,-1);
        vcdp->declBit(c+27190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_rs1_read_full_acc_row", false,-1);
        vcdp->declBit(c+27191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_rs1_accumulate", false,-1);
        vcdp->declBit(c+27057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_rs1_is_acc_addr", false,-1);
        vcdp->declQuad(c+27030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs2s_0", false,-1, 63,0);
        vcdp->declQuad(c+27037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs2s_1", false,-1, 63,0);
        vcdp->declQuad(c+27043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rs2s_2", false,-1, 63,0);
        vcdp->declBus(c+27192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_rs2_data", false,-1, 13,0);
        vcdp->declBit(c+27193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_rs2_garbage_bit", false,-1);
        vcdp->declBit(c+27194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_rs2_read_full_acc_row", false,-1);
        vcdp->declBit(c+27195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_rs2_accumulate", false,-1);
        vcdp->declBit(c+27058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_rs2_is_acc_addr", false,-1);
        vcdp->declBus(c+27196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_rs1_data", false,-1, 13,0);
        vcdp->declBit(c+27197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_rs1_garbage_bit", false,-1);
        vcdp->declBit(c+27198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_rs1_read_full_acc_row", false,-1);
        vcdp->declBit(c+27199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_rs1_accumulate", false,-1);
        vcdp->declBit(c+27059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_rs1_is_acc_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__869(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_address_rs2_data", false,-1, 13,0);
        vcdp->declBit(c+27074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_address_rs2_garbage_bit", false,-1);
        vcdp->declBit(c+27073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_address_rs2_read_full_acc_row", false,-1);
        vcdp->declBit(c+27072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_address_rs2_accumulate", false,-1);
        vcdp->declBit(c+27071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_address_rs2_is_acc_addr", false,-1);
        vcdp->declBit(c+27200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller multiply_garbage", false,-1);
        vcdp->declBit(c+27201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accumulate_zeros", false,-1);
        vcdp->declBit(c+27202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller preload_zeros", false,-1);
        vcdp->declBus(c+27203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_cols_default", false,-1, 4,0);
        vcdp->declBus(c+27204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_rows_default", false,-1, 4,0);
        vcdp->declBus(c+27205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_cols_default", false,-1, 4,0);
        vcdp->declBus(c+27206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_rows_default", false,-1, 4,0);
        vcdp->declBus(c+27207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_cols_default", false,-1, 4,0);
        vcdp->declBus(c+27208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_rows_default", false,-1, 4,0);
        vcdp->declBus(c+27209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_cols", false,-1, 4,0);
        vcdp->declBus(c+27210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_rows", false,-1, 4,0);
        vcdp->declBus(c+27211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_cols", false,-1, 4,0);
        vcdp->declBus(c+27212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_rows", false,-1, 4,0);
        vcdp->declBus(c+27213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_cols", false,-1, 4,0);
        vcdp->declBus(c+27214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_rows", false,-1, 4,0);
        vcdp->declBit(c+57228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller pending_completed_rob_ids_0_valid", false,-1);
        vcdp->declBus(c+57229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller pending_completed_rob_ids_0_bits", false,-1, 5,0);
        vcdp->declBit(c+57230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller pending_completed_rob_ids_1_valid", false,-1);
        vcdp->declBus(c+57231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller pending_completed_rob_ids_1_bits", false,-1, 5,0);
        vcdp->declBit(c+27215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage", false,-1);
        vcdp->declBit(c+27216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz", false,-1);
        vcdp->declBit(c+27217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz", false,-1);
        vcdp->declBit(c+27218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage_1", false,-1);
        vcdp->declBit(c+27219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz_1", false,-1);
        vcdp->declBit(c+27220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz_1", false,-1);
        vcdp->declBit(c+27221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage_2", false,-1);
        vcdp->declBit(c+27222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz_2", false,-1);
        vcdp->declBit(c+27223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz_2", false,-1);
        vcdp->declBit(c+27224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage_3", false,-1);
        vcdp->declBit(c+27225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz_3", false,-1);
        vcdp->declBit(c+27226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz_3", false,-1);
        vcdp->declBit(c+27227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage_4", false,-1);
        vcdp->declBit(c+27228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz_4", false,-1);
        vcdp->declBit(c+27229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz_4", false,-1);
        vcdp->declBit(c+27230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_is_garbage_5", false,-1);
        vcdp->declBit(c+27231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_pre_raw_haz_5", false,-1);
        vcdp->declBit(c+27232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre_mul_raw_haz_5", false,-1);
        vcdp->declBit(c+27233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_pre", false,-1);
        vcdp->declBit(c+27234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz", false,-1);
        vcdp->declBit(c+27235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz_1", false,-1);
        vcdp->declBit(c+27236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz_2", false,-1);
        vcdp->declBit(c+27237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz_3", false,-1);
        vcdp->declBit(c+27238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz_4", false,-1);
        vcdp->declBit(c+27239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre_mul_raw_haz_5", false,-1);
        vcdp->declBit(c+27240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller raw_hazard_mulpre", false,-1);
        vcdp->declBit(c+27241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller matmul_in_progress", false,-1);
        vcdp->declBus(c+57232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_fire_counter", false,-1, 3,0);
        vcdp->declBus(c+57233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_fire_counter", false,-1, 3,0);
        vcdp->declBus(c+57234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_fire_counter", false,-1, 3,0);
        vcdp->declBit(c+57235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_fire_started", false,-1);
        vcdp->declBit(c+57236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_fire_started", false,-1);
        vcdp->declBit(c+57237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_fire_started", false,-1);
        vcdp->declBus(c+57238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_addr_offset", false,-1, 19,0);
        vcdp->declBus(c+57239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_addr_stride", false,-1, 15,0);
        vcdp->declBus(c+57240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller c_addr_stride", false,-1, 15,0);
        vcdp->declBus(c+27242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_address_data", false,-1, 13,0);
        vcdp->declBus(c+27243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_address_data", false,-1, 13,0);
        vcdp->declBus(c+27244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_address_data", false,-1, 13,0);
        vcdp->declBus(c+27051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataAbank", false,-1, 1,0);
        vcdp->declBus(c+27052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataBbank", false,-1, 1,0);
        vcdp->declBus(c+27053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataDbank", false,-1, 1,0);
        vcdp->declBit(c+27054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataABankAcc", false,-1);
        vcdp->declBit(c+27055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataBBankAcc", false,-1);
        vcdp->declBit(c+27056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataDBankAcc", false,-1);
        vcdp->declBit(c+57241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller perform_single_preload", false,-1);
        vcdp->declBit(c+57242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller perform_mul_pre", false,-1);
        vcdp->declBit(c+57243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller perform_single_mul", false,-1);
        vcdp->declBit(c+27245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller start_inputting_a", false,-1);
        vcdp->declBit(c+27060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_garbage", false,-1);
        vcdp->declBit(c+27246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller start_inputting_b", false,-1);
        vcdp->declBit(c+27061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_garbage", false,-1);
        vcdp->declBit(c+27247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller start_inputting_d", false,-1);
        vcdp->declBit(c+27062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_garbage", false,-1);
        vcdp->declBus(c+27248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rows_a", false,-1, 4,0);
        vcdp->declBus(c+27249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller rows_b", false,-1, 4,0);
        vcdp->declBus(c+27250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller total_rows", false,-1, 4,0);
        vcdp->declBit(c+27251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_row_is_not_all_zeros", false,-1);
        vcdp->declBit(c+27252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_row_is_not_all_zeros", false,-1);
        vcdp->declBit(c+27253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_row_is_not_all_zeros", false,-1);
        vcdp->declBus(c+27254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller max", false,-1, 4,0);
        vcdp->declBit(c+27255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_valid", false,-1);
        vcdp->declBit(c+27256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller is_garbage_2", false,-1);
        vcdp->declBit(c+27257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_valid", false,-1);
        vcdp->declBit(c+27258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller is_garbage_4", false,-1);
        vcdp->declBit(c+27259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller is_garbage_5", false,-1);
        vcdp->declBit(c+27260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_4", false,-1);
        vcdp->declBit(c+27261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_from_acc_1", false,-1);
        vcdp->declBit(c+27262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_from_acc", false,-1);
        vcdp->declBit(c+27263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_3", false,-1);
        vcdp->declBit(c+27264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_2", false,-1);
        vcdp->declBit(c+27265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a_1", false,-1);
        vcdp->declBit(c+27266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_a", false,-1);
        vcdp->declBit(c+27267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_ready", false,-1);
        vcdp->declBit(c+27268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller a_fire", false,-1);
        vcdp->declBit(c+27269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b_from_acc_1", false,-1);
    }
}

void VTestHarness::traceInitThis__870(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b_from_acc", false,-1);
        vcdp->declBit(c+27271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b_3", false,-1);
        vcdp->declBit(c+27272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b_2", false,-1);
        vcdp->declBit(c+27273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b_1", false,-1);
        vcdp->declBit(c+27274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_b", false,-1);
        vcdp->declBit(c+27275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_ready", false,-1);
        vcdp->declBit(c+27276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller b_fire", false,-1);
        vcdp->declBit(c+27277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d_from_acc_1", false,-1);
        vcdp->declBit(c+27278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d_from_acc", false,-1);
        vcdp->declBit(c+27279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d_3", false,-1);
        vcdp->declBit(c+27280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d_2", false,-1);
        vcdp->declBit(c+27281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d_1", false,-1);
        vcdp->declBit(c+27282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller read_d", false,-1);
        vcdp->declBit(c+27283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_ready", false,-1);
        vcdp->declBit(c+27284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller d_fire", false,-1);
        vcdp->declBit(c+27285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller firing", false,-1);
        vcdp->declBit(c+27286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller performing_mul_pre", false,-1);
        vcdp->declBit(c+27287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller about_to_fire_all_rows", false,-1);
        vcdp->declBus(c+27288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_cmd_type", false,-1, 1,0);
        vcdp->declBit(c+27289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_dataflow", false,-1);
        vcdp->declBus(c+27290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_activation", false,-1, 1,0);
        vcdp->declBit(c+27291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_set_only_strides", false,-1);
        vcdp->declBit(c+27292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_a_transpose", false,-1);
        vcdp->declBit(c+27293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_b_transpose", false,-1);
        vcdp->declBus(c+27294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_a_stride", false,-1, 15,0);
        vcdp->declBus(c+27295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs1_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+27296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs2_in_shift", false,-1, 31,0);
        vcdp->declBus(c+27297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller config_ex_rs2_c_stride", false,-1, 15,0);
        vcdp->declBus(c+27298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush_qual1_data", false,-1, 13,0);
        vcdp->declBit(c+27299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush_qual1_garbage_bit", false,-1);
        vcdp->declBit(c+27300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush_qual1_read_full_acc_row", false,-1);
        vcdp->declBit(c+27301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush_qual1_accumulate", false,-1);
        vcdp->declBit(c+27302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller in_prop_flush_qual1_is_acc_addr", false,-1);
        vcdp->declBit(c+27303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller performing_single_preload", false,-1);
        vcdp->declBit(c+27304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller performing_single_mul", false,-1);
        vcdp->declArray(c+57244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadData_lo", false,-1, 255,0);
        vcdp->declArray(c+27305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadData_0", false,-1, 511,0);
        vcdp->declArray(c+57244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadData_lo_1", false,-1, 255,0);
        vcdp->declArray(c+27321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadData_1", false,-1, 511,0);
        vcdp->declBit(c+27337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller readValid_0", false,-1);
        vcdp->declBit(c+27338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller readValid_1", false,-1);
        vcdp->declBit(c+27339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller readValid_2", false,-1);
        vcdp->declBit(c+27340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller readValid_3", false,-1);
        vcdp->declBit(c+27341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadValid_0", false,-1);
        vcdp->declBit(c+27342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller accReadValid_1", false,-1);
        vcdp->declBit(c+27343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataA_valid", false,-1);
        vcdp->declBit(c+27344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataB_valid", false,-1);
        vcdp->declBit(c+27345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataD_valid", false,-1);
        vcdp->declArray(c+27346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataA_unpadded", false,-1, 511,0);
        vcdp->declArray(c+27362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataB_unpadded", false,-1, 511,0);
        vcdp->declArray(c+27378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller dataD_unpadded", false,-1, 511,0);
        vcdp->declQuad(c+27394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo", false,-1, 63,0);
        vcdp->declQuad(c+27396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_1", false,-1, 63,0);
        vcdp->declQuad(c+27398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_2", false,-1, 63,0);
        vcdp->declBus(c+57252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller output_counter", false,-1, 3,0);
        vcdp->declBit(c+27171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_result_is_acc_addr", false,-1);
        vcdp->declBit(c+27171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_is_acc_addr", false,-1);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_result_accumulate", false,-1);
        vcdp->declBit(c+27173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_result_garbage_bit", false,-1);
        vcdp->declBus(c+27400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_result_data", false,-1, 13,0);
        vcdp->declBus(c+27401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+27402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_address_data", false,-1, 13,0);
        vcdp->declBus(c+27403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_bank", false,-1, 1,0);
        vcdp->declBus(c+27404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller w_row", false,-1, 11,0);
        vcdp->declBit(c+27405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller is_garbage_addr", false,-1);
        vcdp->declBit(c+27406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller write_this_row", false,-1);
        vcdp->declBus(c+27407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped", false,-1, 7,0);
        vcdp->declBus(c+27408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_1", false,-1, 7,0);
        vcdp->declBus(c+27409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_2", false,-1, 7,0);
        vcdp->declBus(c+27410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_3", false,-1, 7,0);
        vcdp->declBus(c+27411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_4", false,-1, 7,0);
        vcdp->declBus(c+27412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_5", false,-1, 7,0);
        vcdp->declBus(c+27413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_6", false,-1, 7,0);
        vcdp->declBus(c+27414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_7", false,-1, 7,0);
        vcdp->declBus(c+27415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_8", false,-1, 7,0);
        vcdp->declBus(c+27416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_9", false,-1, 7,0);
        vcdp->declBus(c+27417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_10", false,-1, 7,0);
        vcdp->declBus(c+27418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_11", false,-1, 7,0);
        vcdp->declBus(c+27419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_12", false,-1, 7,0);
        vcdp->declBus(c+27420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_13", false,-1, 7,0);
        vcdp->declBus(c+27421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_14", false,-1, 7,0);
        vcdp->declBus(c+27422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller activated_wdata_e_clipped_15", false,-1, 7,0);
        vcdp->declBit(c+27423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller start_array_outputting", false,-1);
        vcdp->declQuad(c+27424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_data_lo", false,-1, 63,0);
        vcdp->declQuad(c+27426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller io_srams_write_0_data_hi", false,-1, 63,0);
        vcdp->declBit(c+57253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign", false,-1);
        vcdp->declBus(c+57254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_7", false,-1, 5,0);
        vcdp->declBit(c+57255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_1", false,-1);
        vcdp->declBus(c+57256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_9", false,-1, 5,0);
        vcdp->declBit(c+57257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_2", false,-1);
        vcdp->declBus(c+57258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_11", false,-1, 5,0);
        vcdp->declBit(c+57259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_3", false,-1);
        vcdp->declBus(c+57260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_13", false,-1, 5,0);
        vcdp->declBit(c+57261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_4", false,-1);
        vcdp->declBus(c+57262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_15", false,-1, 5,0);
        vcdp->declBit(c+57263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_5", false,-1);
        vcdp->declBus(c+57264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_17", false,-1, 5,0);
        vcdp->declBit(c+57265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_6", false,-1);
        vcdp->declBus(c+57266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_19", false,-1, 5,0);
        vcdp->declBit(c+57267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_7", false,-1);
        vcdp->declBus(c+57268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_21", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__871(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_8", false,-1);
        vcdp->declBus(c+57270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_23", false,-1, 5,0);
        vcdp->declBit(c+57271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_9", false,-1);
        vcdp->declBus(c+57272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_25", false,-1, 5,0);
        vcdp->declBit(c+57273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_10", false,-1);
        vcdp->declBus(c+57274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_27", false,-1, 5,0);
        vcdp->declBit(c+57275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_11", false,-1);
        vcdp->declBus(c+57276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_29", false,-1, 5,0);
        vcdp->declBit(c+57277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_12", false,-1);
        vcdp->declBus(c+57278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_31", false,-1, 5,0);
        vcdp->declBit(c+57279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_13", false,-1);
        vcdp->declBus(c+57280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_33", false,-1, 5,0);
        vcdp->declBit(c+57281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_14", false,-1);
        vcdp->declBus(c+57282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_35", false,-1, 5,0);
        vcdp->declBit(c+27428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller sign_15", false,-1);
        vcdp->declBus(c+27429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller lo_37", false,-1, 5,0);
        vcdp->declBit(c+27430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_completed_rob_id_fire", false,-1);
        vcdp->declBus(c+57283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller complete_bits_count", false,-1, 14,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_in_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_ready", false,-1);
        vcdp->declBit(c+27019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_valid", false,-1);
        vcdp->declBus(c+27020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod io_out_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_valid_0", false,-1);
        vcdp->declBit(c+57285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_valid_1", false,-1);
        vcdp->declBus(c+27431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_bits_1_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q_io_deq_pop", false,-1);
        vcdp->declBus(c+57286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod state", false,-1, 1,0);
        vcdp->declBit(c+27444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_preload", false,-1);
        vcdp->declBit(c+57287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod b_transposed_and_ws", false,-1);
        vcdp->declBit(c+27445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod unroll_preload", false,-1);
        vcdp->declQuad(c+27446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_preload_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+27448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod second_preload_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declBus(c+27450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod config_cmd_type", false,-1, 1,0);
        vcdp->declBit(c+27451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod is_config", false,-1);
        vcdp->declBus(c+27431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod second_preload_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod second_preload_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod second_preload_cmd_rob_id_bits", false,-1, 5,0);
        vcdp->declQuad(c+27438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_compute_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_compute_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_compute_cmd_rob_id_bits", false,-1, 5,0);
        vcdp->declQuad(c+27432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod first_preload_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declBit(c+27452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod set_only_strides", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_valid_0", false,-1);
        vcdp->declBit(c+57285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_valid_1", false,-1);
        vcdp->declBus(c+27431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_bits_1_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q io_deq_pop", false,-1);
        vcdp->declBus(c+57288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+57293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+57299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q regs_1_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q raddr", false,-1);
        vcdp->declBit(c+57301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q waddr", false,-1);
        vcdp->declBus(c+57302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller unrolled_cmd_mod q len", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q reset", false,-1);
        vcdp->declBit(c+57148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__872(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_valid", false,-1);
        vcdp->declBus(c+27020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_valid_0", false,-1);
        vcdp->declBit(c+57150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_valid_1", false,-1);
        vcdp->declBit(c+57151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_valid_2", false,-1);
        vcdp->declBus(c+27027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_0_rob_id_valid", false,-1);
        vcdp->declBus(c+27033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+27035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+27039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_1_rob_id_valid", false,-1);
        vcdp->declBus(c+27040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_1_rob_id_bits", false,-1, 5,0);
        vcdp->declQuad(c+27041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_2_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+27043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_2_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+27045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_bits_2_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+27046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q io_deq_pop", false,-1, 1,0);
        vcdp->declBus(c+57303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_0_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_0_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_0_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_0_rob_id_valid", false,-1);
        vcdp->declBus(c+57309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_0_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_1_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_1_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_1_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_1_rob_id_valid", false,-1);
        vcdp->declBus(c+57316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_1_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_2_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_2_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_2_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_2_rob_id_valid", false,-1);
        vcdp->declBus(c+57323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_2_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_3_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_3_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_3_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_3_rob_id_valid", false,-1);
        vcdp->declBus(c+57330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_3_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_4_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_4_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_4_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_4_rob_id_valid", false,-1);
        vcdp->declBus(c+57337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_4_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_5_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_5_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_5_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_5_rob_id_valid", false,-1);
        vcdp->declBus(c+57344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_5_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_6_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_6_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_6_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_6_rob_id_valid", false,-1);
        vcdp->declBus(c+57351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_6_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_7_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+57353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_7_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+57355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_7_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+57357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_7_rob_id_valid", false,-1);
        vcdp->declBus(c+57358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q regs_7_rob_id_bits", false,-1, 5,0);
        vcdp->declBus(c+57359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q raddr", false,-1, 2,0);
        vcdp->declBus(c+57360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q waddr", false,-1, 2,0);
        vcdp->declBus(c+57361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller cmd_q len", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q reset", false,-1);
        vcdp->declBit(c+27047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_ready", false,-1);
        vcdp->declBit(c+27048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_valid", false,-1);
        vcdp->declBit(c+27049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_perform_single_mul", false,-1);
        vcdp->declBit(c+27050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_perform_single_preload", false,-1);
        vcdp->declBus(c+27051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_bank", false,-1, 1,0);
        vcdp->declBus(c+27052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_bank", false,-1, 1,0);
        vcdp->declBus(c+27053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_bank", false,-1, 1,0);
        vcdp->declBit(c+27054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_bank_acc", false,-1);
        vcdp->declBit(c+27055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_bank_acc", false,-1);
        vcdp->declBit(c+27056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_bank_acc", false,-1);
        vcdp->declBit(c+27057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_read_from_acc", false,-1);
        vcdp->declBit(c+27058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_read_from_acc", false,-1);
        vcdp->declBit(c+27059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_read_from_acc", false,-1);
        vcdp->declBit(c+27060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_garbage", false,-1);
        vcdp->declBit(c+27061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_garbage", false,-1);
        vcdp->declBit(c+27062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_garbage", false,-1);
        vcdp->declBit(c+27063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_accumulate_zeros", false,-1);
        vcdp->declBit(c+27064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_preload_zeros", false,-1);
        vcdp->declBit(c+27065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_fire", false,-1);
        vcdp->declBit(c+27066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_fire", false,-1);
        vcdp->declBit(c+27067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_fire", false,-1);
        vcdp->declBus(c+27068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_b_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_d_unpadded_cols", false,-1, 4,0);
        vcdp->declBit(c+27071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_addr_accumulate", false,-1);
        vcdp->declBit(c+27073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_addr_data", false,-1, 13,0);
        vcdp->declBus(c+27076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_rows", false,-1, 4,0);
        vcdp->declBus(c+27077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_c_cols", false,-1, 4,0);
        vcdp->declBit(c+57152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_a_transpose", false,-1);
        vcdp->declBit(c+57153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_bd_transpose", false,-1);
    }
}

void VTestHarness::traceInitThis__873(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+27080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_dataflow", false,-1);
        vcdp->declBit(c+27081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_prop", false,-1);
        vcdp->declBus(c+57155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_shift", false,-1, 4,0);
        vcdp->declBit(c+57156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_enq_bits_first", false,-1);
        vcdp->declBit(c+27082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_ready", false,-1);
        vcdp->declBit(c+27083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_valid", false,-1);
        vcdp->declBit(c+27084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_perform_single_mul", false,-1);
        vcdp->declBit(c+27085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_perform_single_preload", false,-1);
        vcdp->declBus(c+27086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_bank", false,-1, 1,0);
        vcdp->declBus(c+27087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_bank", false,-1, 1,0);
        vcdp->declBus(c+27088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_bank", false,-1, 1,0);
        vcdp->declBit(c+27089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_bank_acc", false,-1);
        vcdp->declBit(c+27090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_bank_acc", false,-1);
        vcdp->declBit(c+27091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_bank_acc", false,-1);
        vcdp->declBit(c+27092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_read_from_acc", false,-1);
        vcdp->declBit(c+27093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_read_from_acc", false,-1);
        vcdp->declBit(c+27094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_read_from_acc", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_garbage", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_garbage", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_garbage", false,-1);
        vcdp->declBit(c+27095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_accumulate_zeros", false,-1);
        vcdp->declBit(c+27096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_preload_zeros", false,-1);
        vcdp->declBit(c+27097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_fire", false,-1);
        vcdp->declBit(c+27098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_fire", false,-1);
        vcdp->declBit(c+27099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_fire", false,-1);
        vcdp->declBus(c+27100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_b_unpadded_cols", false,-1, 4,0);
        vcdp->declBus(c+27102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_d_unpadded_cols", false,-1, 4,0);
        vcdp->declBit(c+57157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_addr_accumulate", false,-1);
        vcdp->declBit(c+57159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_c_cols", false,-1, 4,0);
        vcdp->declBit(c+57164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_a_transpose", false,-1);
        vcdp->declBit(c+57165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_bd_transpose", false,-1);
        vcdp->declBus(c+57166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_dataflow", false,-1);
        vcdp->declBit(c+57168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_prop", false,-1);
        vcdp->declBus(c+57169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_shift", false,-1, 4,0);
        vcdp->declBit(c+27105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_im2colling", false,-1);
        vcdp->declBit(c+57170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q io_deq_bits_first", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57362+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_mul_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57369+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_perform_single_preload_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57374+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+27051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57379+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+27052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57384+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+27053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57389+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_bank_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57394+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__874(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_bank_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57399+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_bank_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57404+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_read_from_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57409+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_read_from_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57414+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_read_from_acc_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57419+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_garbage_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57424+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_garbage_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57429+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_garbage_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57434+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_accumulate_zeros_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57439+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_preload_zeros_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57444+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_fire_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57449+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_fire_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57454+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_fire_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57459+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__875(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_unpadded_cols_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57464+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_b_unpadded_cols_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57469+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_d_unpadded_cols_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57474+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57479+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57484+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_read_full_acc_row_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57489+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_garbage_bit_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57494+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data", true,(i+0), 13,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+27075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_addr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57499+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_rows_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57504+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_c_cols_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57509+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+57152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_a_transpose_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57514+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+57153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_bd_transpose_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57519+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__876(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_total_rows_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57524+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_valid_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57529+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+27080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_rob_id_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57534+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+57154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_dataflow_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57539+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+27081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_prop_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+57544+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_shift_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57549+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+27105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_im2colling_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+57554+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+57170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+57156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_MPORT_data", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_MPORT_mask", false,-1);
        vcdp->declBit(c+27453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ram_first_MPORT_en", false,-1);
        vcdp->declBus(c+57368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+57367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+57559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q maybe_full", false,-1);
        vcdp->declBit(c+27454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q ptr_match", false,-1);
        vcdp->declBit(c+27455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q empty", false,-1);
        vcdp->declBit(c+27456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q full", false,-1);
        vcdp->declBit(c+27457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q do_enq", false,-1);
        vcdp->declBit(c+27458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q do_deq", false,-1);
        vcdp->declBit(c+57560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q wrap", false,-1);
        vcdp->declBit(c+57561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh_cntl_signals_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh reset", false,-1);
        vcdp->declBit(c+27106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_ready", false,-1);
        vcdp->declBit(c+27107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_valid", false,-1);
        vcdp->declBus(c+27108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_11_0", false,-1, 7,0);
        vcdp->declBus(c+27120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_a_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_ready", false,-1);
        vcdp->declBit(c+27125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_valid", false,-1);
        vcdp->declBus(c+27126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_11_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__877(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_b_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_ready", false,-1);
        vcdp->declBit(c+27143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_valid", false,-1);
        vcdp->declBus(c+27144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_0_0", false,-1, 7,0);
        vcdp->declBus(c+27145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_1_0", false,-1, 7,0);
        vcdp->declBus(c+27146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_2_0", false,-1, 7,0);
        vcdp->declBus(c+27147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_3_0", false,-1, 7,0);
        vcdp->declBus(c+27148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_4_0", false,-1, 7,0);
        vcdp->declBus(c+27149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_5_0", false,-1, 7,0);
        vcdp->declBus(c+27150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_6_0", false,-1, 7,0);
        vcdp->declBus(c+27151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_7_0", false,-1, 7,0);
        vcdp->declBus(c+27152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_8_0", false,-1, 7,0);
        vcdp->declBus(c+27153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_9_0", false,-1, 7,0);
        vcdp->declBus(c+27154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_10_0", false,-1, 7,0);
        vcdp->declBus(c+27155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_11_0", false,-1, 7,0);
        vcdp->declBus(c+27156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_12_0", false,-1, 7,0);
        vcdp->declBus(c+27157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_13_0", false,-1, 7,0);
        vcdp->declBus(c+27158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_14_0", false,-1, 7,0);
        vcdp->declBus(c+27159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_d_bits_15_0", false,-1, 7,0);
        vcdp->declBit(c+27160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_ready", false,-1);
        vcdp->declBit(c+27161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_valid", false,-1);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_tag_cols", false,-1, 4,0);
        vcdp->declBit(c+27104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_pe_control_dataflow", false,-1);
        vcdp->declBit(c+57171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_pe_control_propagate", false,-1);
        vcdp->declBus(c+57169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_pe_control_shift", false,-1, 4,0);
        vcdp->declBit(c+57164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_a_transpose", false,-1);
        vcdp->declBit(c+57165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_bd_transpose", false,-1);
        vcdp->declBus(c+27167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_total_rows", false,-1, 4,0);
        vcdp->declBus(c+27168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_req_bits_flush", false,-1, 1,0);
        vcdp->declBit(c+57172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid", false,-1);
        vcdp->declBit(c+27169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+27170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+27175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+27176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+57173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_0_0", false,-1, 19,0);
        vcdp->declBus(c+57174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_1_0", false,-1, 19,0);
        vcdp->declBus(c+57175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_2_0", false,-1, 19,0);
        vcdp->declBus(c+57176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_3_0", false,-1, 19,0);
        vcdp->declBus(c+57177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_4_0", false,-1, 19,0);
        vcdp->declBus(c+57178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_5_0", false,-1, 19,0);
        vcdp->declBus(c+57179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_6_0", false,-1, 19,0);
        vcdp->declBus(c+57180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_7_0", false,-1, 19,0);
        vcdp->declBus(c+57181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_8_0", false,-1, 19,0);
        vcdp->declBus(c+57182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_9_0", false,-1, 19,0);
        vcdp->declBus(c+57183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_10_0", false,-1, 19,0);
        vcdp->declBus(c+57184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_11_0", false,-1, 19,0);
        vcdp->declBus(c+57185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_12_0", false,-1, 19,0);
        vcdp->declBus(c+57186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_13_0", false,-1, 19,0);
        vcdp->declBus(c+57187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_14_0", false,-1, 19,0);
        vcdp->declBus(c+27177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_data_15_0", false,-1, 19,0);
        vcdp->declBus(c+27178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+57188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_bits_last", false,-1);
        vcdp->declBit(c+57189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_rob_id_valid", false,-1);
        vcdp->declBit(c+57190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_addr_accumulate", false,-1);
        vcdp->declBit(c+57192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_0_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_rob_id_valid", false,-1);
        vcdp->declBit(c+57196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_addr_accumulate", false,-1);
        vcdp->declBit(c+57198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_1_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_rob_id_valid", false,-1);
        vcdp->declBit(c+57202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_addr_accumulate", false,-1);
        vcdp->declBit(c+57204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_2_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_rob_id_valid", false,-1);
        vcdp->declBit(c+57208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_addr_accumulate", false,-1);
        vcdp->declBit(c+57210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_3_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_rob_id_valid", false,-1);
        vcdp->declBit(c+57214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_addr_accumulate", false,-1);
        vcdp->declBit(c+57216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_4_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_rob_id_valid", false,-1);
        vcdp->declBit(c+57220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_addr_accumulate", false,-1);
    }
}

void VTestHarness::traceInitThis__878(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_tags_in_progress_5_addr_data", false,-1, 13,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_ready", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_valid", false,-1);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_0", false,-1, 7,0);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_1", false,-1, 7,0);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_2", false,-1, 7,0);
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_3", false,-1, 7,0);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_4", false,-1, 7,0);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_5", false,-1, 7,0);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_6", false,-1, 7,0);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_7", false,-1, 7,0);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_8", false,-1, 7,0);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_9", false,-1, 7,0);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_10", false,-1, 7,0);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_11", false,-1, 7,0);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_12", false,-1, 7,0);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_13", false,-1, 7,0);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_14", false,-1, 7,0);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_inRow_bits_15", false,-1, 7,0);
        vcdp->declBus(c+57562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_0", false,-1, 7,0);
        vcdp->declBus(c+27476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_1", false,-1, 7,0);
        vcdp->declBus(c+27477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_2", false,-1, 7,0);
        vcdp->declBus(c+27478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_3", false,-1, 7,0);
        vcdp->declBus(c+27479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_4", false,-1, 7,0);
        vcdp->declBus(c+27480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_5", false,-1, 7,0);
        vcdp->declBus(c+27481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_6", false,-1, 7,0);
        vcdp->declBus(c+27482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_7", false,-1, 7,0);
        vcdp->declBus(c+27483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_8", false,-1, 7,0);
        vcdp->declBus(c+27484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_9", false,-1, 7,0);
        vcdp->declBus(c+27485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_10", false,-1, 7,0);
        vcdp->declBus(c+27486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_11", false,-1, 7,0);
        vcdp->declBus(c+27487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_12", false,-1, 7,0);
        vcdp->declBus(c+27488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_13", false,-1, 7,0);
        vcdp->declBus(c+27489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_14", false,-1, 7,0);
        vcdp->declBus(c+27490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer_io_outCol_bits_15", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_reset", false,-1);
        vcdp->declBus(c+27491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_0_0", false,-1, 7,0);
        vcdp->declBus(c+57563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_1_0", false,-1, 7,0);
        vcdp->declBus(c+57564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_2_0", false,-1, 7,0);
        vcdp->declBus(c+57565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_3_0", false,-1, 7,0);
        vcdp->declBus(c+57566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_4_0", false,-1, 7,0);
        vcdp->declBus(c+57567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_5_0", false,-1, 7,0);
        vcdp->declBus(c+57568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_6_0", false,-1, 7,0);
        vcdp->declBus(c+57569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_7_0", false,-1, 7,0);
        vcdp->declBus(c+57570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_8_0", false,-1, 7,0);
        vcdp->declBus(c+57571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_9_0", false,-1, 7,0);
        vcdp->declBus(c+57572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_10_0", false,-1, 7,0);
        vcdp->declBus(c+57573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_11_0", false,-1, 7,0);
        vcdp->declBus(c+57574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_12_0", false,-1, 7,0);
        vcdp->declBus(c+57575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_13_0", false,-1, 7,0);
        vcdp->declBus(c+57576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_14_0", false,-1, 7,0);
        vcdp->declBus(c+57577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_a_15_0", false,-1, 7,0);
        vcdp->declBus(c+27492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_0_0", false,-1, 7,0);
        vcdp->declBus(c+57578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_1_0", false,-1, 7,0);
        vcdp->declBus(c+57579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_2_0", false,-1, 7,0);
        vcdp->declBus(c+57580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_3_0", false,-1, 7,0);
        vcdp->declBus(c+57581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_4_0", false,-1, 7,0);
        vcdp->declBus(c+57582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_5_0", false,-1, 7,0);
        vcdp->declBus(c+57583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_6_0", false,-1, 7,0);
        vcdp->declBus(c+57584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_7_0", false,-1, 7,0);
        vcdp->declBus(c+57585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_8_0", false,-1, 7,0);
        vcdp->declBus(c+57586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_9_0", false,-1, 7,0);
        vcdp->declBus(c+57587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_10_0", false,-1, 7,0);
        vcdp->declBus(c+57588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_11_0", false,-1, 7,0);
        vcdp->declBus(c+57589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_12_0", false,-1, 7,0);
        vcdp->declBus(c+57590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_13_0", false,-1, 7,0);
        vcdp->declBus(c+57591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_14_0", false,-1, 7,0);
        vcdp->declBus(c+57592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_b_15_0", false,-1, 7,0);
        vcdp->declBus(c+27493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_0_0", false,-1, 7,0);
        vcdp->declBus(c+57593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_1_0", false,-1, 7,0);
        vcdp->declBus(c+57594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_2_0", false,-1, 7,0);
        vcdp->declBus(c+57595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_3_0", false,-1, 7,0);
        vcdp->declBus(c+57596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_4_0", false,-1, 7,0);
        vcdp->declBus(c+57597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_5_0", false,-1, 7,0);
        vcdp->declBus(c+57598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_6_0", false,-1, 7,0);
        vcdp->declBus(c+57599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_7_0", false,-1, 7,0);
        vcdp->declBus(c+57600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_8_0", false,-1, 7,0);
        vcdp->declBus(c+57601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_9_0", false,-1, 7,0);
        vcdp->declBus(c+57602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_10_0", false,-1, 7,0);
        vcdp->declBus(c+57603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_11_0", false,-1, 7,0);
        vcdp->declBus(c+57604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_12_0", false,-1, 7,0);
        vcdp->declBus(c+57605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_13_0", false,-1, 7,0);
        vcdp->declBus(c+57606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_14_0", false,-1, 7,0);
        vcdp->declBus(c+57607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_d_15_0", false,-1, 7,0);
        vcdp->declBit(c+57608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_0_0_dataflow", false,-1);
        vcdp->declBit(c+57609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_0_0_propagate", false,-1);
        vcdp->declBus(c+57610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_0_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_dataflow", false,-1);
        vcdp->declBit(c+57612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_propagate", false,-1);
        vcdp->declBus(c+57613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_dataflow", false,-1);
        vcdp->declBit(c+57615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_propagate", false,-1);
        vcdp->declBus(c+57616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_dataflow", false,-1);
        vcdp->declBit(c+57618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_propagate", false,-1);
        vcdp->declBus(c+57619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__879(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_dataflow", false,-1);
        vcdp->declBit(c+57621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_propagate", false,-1);
        vcdp->declBus(c+57622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow", false,-1);
        vcdp->declBit(c+57624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate", false,-1);
        vcdp->declBus(c+57625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow", false,-1);
        vcdp->declBit(c+57627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate", false,-1);
        vcdp->declBus(c+57628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow", false,-1);
        vcdp->declBit(c+57630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate", false,-1);
        vcdp->declBus(c+57631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow", false,-1);
        vcdp->declBit(c+57633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate", false,-1);
        vcdp->declBus(c+57634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow", false,-1);
        vcdp->declBit(c+57636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate", false,-1);
        vcdp->declBus(c+57637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow", false,-1);
        vcdp->declBit(c+57639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate", false,-1);
        vcdp->declBus(c+57640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow", false,-1);
        vcdp->declBit(c+57642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate", false,-1);
        vcdp->declBus(c+57643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow", false,-1);
        vcdp->declBit(c+57645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate", false,-1);
        vcdp->declBus(c+57646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow", false,-1);
        vcdp->declBit(c+57648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate", false,-1);
        vcdp->declBus(c+57649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow", false,-1);
        vcdp->declBit(c+57651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate", false,-1);
        vcdp->declBus(c+57652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow", false,-1);
        vcdp->declBit(c+57654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate", false,-1);
        vcdp->declBus(c+57655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift", false,-1, 4,0);
        vcdp->declBus(c+57656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_0_0", false,-1, 2,0);
        vcdp->declBus(c+57657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_1_0", false,-1, 2,0);
        vcdp->declBus(c+57658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_2_0", false,-1, 2,0);
        vcdp->declBus(c+57659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_3_0", false,-1, 2,0);
        vcdp->declBus(c+57660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_4_0", false,-1, 2,0);
        vcdp->declBus(c+57661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_5_0", false,-1, 2,0);
        vcdp->declBus(c+57662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_6_0", false,-1, 2,0);
        vcdp->declBus(c+57663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_7_0", false,-1, 2,0);
        vcdp->declBus(c+57664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_8_0", false,-1, 2,0);
        vcdp->declBus(c+57665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_9_0", false,-1, 2,0);
        vcdp->declBus(c+57666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_10_0", false,-1, 2,0);
        vcdp->declBus(c+57667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_11_0", false,-1, 2,0);
        vcdp->declBus(c+57668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_12_0", false,-1, 2,0);
        vcdp->declBus(c+57669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_13_0", false,-1, 2,0);
        vcdp->declBus(c+57670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_14_0", false,-1, 2,0);
        vcdp->declBus(c+57671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_id_15_0", false,-1, 2,0);
        vcdp->declBit(c+27494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_0_0", false,-1);
        vcdp->declBit(c+57672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_1_0", false,-1);
        vcdp->declBit(c+57673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_2_0", false,-1);
        vcdp->declBit(c+57674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_3_0", false,-1);
        vcdp->declBit(c+57675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_4_0", false,-1);
        vcdp->declBit(c+57676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_5_0", false,-1);
        vcdp->declBit(c+57677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_6_0", false,-1);
        vcdp->declBit(c+57678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_7_0", false,-1);
        vcdp->declBit(c+57679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_8_0", false,-1);
        vcdp->declBit(c+57680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_9_0", false,-1);
        vcdp->declBit(c+57681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_10_0", false,-1);
        vcdp->declBit(c+57682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_11_0", false,-1);
        vcdp->declBit(c+57683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_12_0", false,-1);
        vcdp->declBit(c+57684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_13_0", false,-1);
        vcdp->declBit(c+57685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_14_0", false,-1);
        vcdp->declBit(c+57686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_last_15_0", false,-1);
        vcdp->declBus(c+57687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_0_0", false,-1, 19,0);
        vcdp->declBus(c+57688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_1_0", false,-1, 19,0);
        vcdp->declBus(c+57689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_2_0", false,-1, 19,0);
        vcdp->declBus(c+57690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_3_0", false,-1, 19,0);
        vcdp->declBus(c+57691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_4_0", false,-1, 19,0);
        vcdp->declBus(c+57692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_5_0", false,-1, 19,0);
        vcdp->declBus(c+57693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_6_0", false,-1, 19,0);
        vcdp->declBus(c+57694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_7_0", false,-1, 19,0);
        vcdp->declBus(c+57695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_8_0", false,-1, 19,0);
        vcdp->declBus(c+57696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_9_0", false,-1, 19,0);
        vcdp->declBus(c+57697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_10_0", false,-1, 19,0);
        vcdp->declBus(c+57698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_11_0", false,-1, 19,0);
        vcdp->declBus(c+57699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_12_0", false,-1, 19,0);
        vcdp->declBus(c+57700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_13_0", false,-1, 19,0);
        vcdp->declBus(c+57701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_14_0", false,-1, 19,0);
        vcdp->declBus(c+57702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_b_15_0", false,-1, 19,0);
        vcdp->declBus(c+57703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_0_0", false,-1, 19,0);
        vcdp->declBus(c+57704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_1_0", false,-1, 19,0);
        vcdp->declBus(c+57705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_2_0", false,-1, 19,0);
        vcdp->declBus(c+57706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_3_0", false,-1, 19,0);
        vcdp->declBus(c+57707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_4_0", false,-1, 19,0);
        vcdp->declBus(c+57708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_5_0", false,-1, 19,0);
        vcdp->declBus(c+57709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_6_0", false,-1, 19,0);
        vcdp->declBus(c+57710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_7_0", false,-1, 19,0);
        vcdp->declBus(c+57711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_8_0", false,-1, 19,0);
        vcdp->declBus(c+57712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_9_0", false,-1, 19,0);
        vcdp->declBus(c+57713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_10_0", false,-1, 19,0);
        vcdp->declBus(c+57714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_11_0", false,-1, 19,0);
        vcdp->declBus(c+57715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_12_0", false,-1, 19,0);
        vcdp->declBus(c+57716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_13_0", false,-1, 19,0);
        vcdp->declBus(c+57717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_14_0", false,-1, 19,0);
        vcdp->declBus(c+57718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_c_15_0", false,-1, 19,0);
        vcdp->declBit(c+27495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_0_0", false,-1);
    }
}

void VTestHarness::traceInitThis__880(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_1_0", false,-1);
        vcdp->declBit(c+57720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_2_0", false,-1);
        vcdp->declBit(c+57721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_3_0", false,-1);
        vcdp->declBit(c+57722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_4_0", false,-1);
        vcdp->declBit(c+57723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_5_0", false,-1);
        vcdp->declBit(c+57724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_6_0", false,-1);
        vcdp->declBit(c+57725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_7_0", false,-1);
        vcdp->declBit(c+57726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_8_0", false,-1);
        vcdp->declBit(c+57727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_9_0", false,-1);
        vcdp->declBit(c+57728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_10_0", false,-1);
        vcdp->declBit(c+57729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_11_0", false,-1);
        vcdp->declBit(c+57730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_12_0", false,-1);
        vcdp->declBit(c+57731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_13_0", false,-1);
        vcdp->declBit(c+57732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_14_0", false,-1);
        vcdp->declBit(c+57733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_valid_15_0", false,-1);
        vcdp->declBit(c+57734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_valid_0_0", false,-1);
        vcdp->declBit(c+57735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_control_0_0_dataflow", false,-1);
        vcdp->declBus(c+57736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_id_0_0", false,-1, 2,0);
        vcdp->declBit(c+57737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_out_last_0_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_reset", false,-1);
        vcdp->declBit(c+57738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_ready", false,-1);
        vcdp->declBit(c+27496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_valid", false,-1);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+27497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_enq_bits_id", false,-1, 2,0);
        vcdp->declBit(c+27498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_ready", false,-1);
        vcdp->declBit(c+57739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_valid", false,-1);
        vcdp->declBit(c+57740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+27499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_deq_bits_id", false,-1, 2,0);
        vcdp->declBit(c+57189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_0_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_1_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_2_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_3_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_4_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq_io_all_5_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_reset", false,-1);
        vcdp->declBit(c+27500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_enq_ready", false,-1);
        vcdp->declBit(c+27501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_enq_valid", false,-1);
        vcdp->declBus(c+57749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_enq_bits_id", false,-1, 2,0);
        vcdp->declBus(c+27167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_enq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_deq_ready", false,-1);
        vcdp->declBit(c+27503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_deq_valid", false,-1);
        vcdp->declBus(c+27504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_deq_bits_id", false,-1, 2,0);
        vcdp->declBus(c+57750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q_io_deq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+57751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_valid", false,-1);
        vcdp->declBit(c+57608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_pe_control_dataflow", false,-1);
        vcdp->declBus(c+57752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_pe_control_shift", false,-1, 4,0);
        vcdp->declBit(c+57753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_a_transpose", false,-1);
        vcdp->declBit(c+57754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_bd_transpose", false,-1);
        vcdp->declBus(c+57755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_total_rows", false,-1, 4,0);
        vcdp->declBus(c+57756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh req_bits_flush", false,-1, 1,0);
        vcdp->declBus(c+57656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh matmul_id", false,-1, 2,0);
        vcdp->declBus(c+57757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh fire_counter", false,-1, 3,0);
        vcdp->declBus(c+57758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_0_0", false,-1, 7,0);
    }
}
