set ::env(PROJECT_NAME) io_reg_max
set ::env(DESIGN_TOP) io_reg_max
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/io_reg_max/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/io_reg_max/rtl/io_reg_max_2.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
