{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000229101,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.82028e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.20924e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.82028e-05,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 75.072,
	"finish__design__instance__count__class:clock_buffer": 8,
	"finish__design__instance__area__class:clock_buffer": 58.8064,
	"finish__design__instance__count__class:timing_repair_buffer": 66,
	"finish__design__instance__area__class:timing_repair_buffer": 270.259,
	"finish__design__instance__count__class:sequential_cell": 32,
	"finish__design__instance__area__class:sequential_cell": 800.768,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 840.806,
	"finish__design__instance__count": 146,
	"finish__design__instance__area": 2045.71,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.01264,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.886877,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.910835,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000413434,
	"finish__power__switching__total": 0.000121873,
	"finish__power__leakage__total": 8.7325e-10,
	"finish__power__total": 0.000535308,
	"finish__design__io": 74,
	"finish__design__die__area": 3103.6,
	"finish__design__core__area": 2733.87,
	"finish__design__instance__count": 177,
	"finish__design__instance__area": 2084.5,
	"finish__design__instance__count__stdcell": 177,
	"finish__design__instance__area__stdcell": 2084.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.762471,
	"finish__design__instance__utilization__stdcell": 0.762471,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2185,
	"finish__design__sites:unithd": 2185,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}