Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 11 17:41:18 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.887        0.000                      0                 7997        0.022        0.000                      0                 7997        3.500        0.000                       0                  3214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.887        0.000                      0                 7997        0.022        0.000                      0                 7997        3.500        0.000                       0                  3214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.324ns (22.793%)  route 4.485ns (77.207%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 13.239 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.490     7.922    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.566     8.612    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.512     9.248    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.372 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_7/O
                         net (fo=1, routed)           0.289     9.662    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_7_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.786 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.620    10.405    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_10
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.529 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=1, routed)           0.561    11.090    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_12
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.124    11.214 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.379    11.593    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[14]
    SLICE_X49Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.475    13.239    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/C
                         clock pessimism              0.323    13.562    
                         clock uncertainty           -0.035    13.527    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)       -0.047    13.480    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.436ns (24.940%)  route 4.322ns (75.060%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.490     7.922    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.566     8.612    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.307     9.043    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.667     9.834    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.152     9.986 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.566    10.552    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X50Y89         LUT5 (Prop_lut5_I2_O)        0.332    10.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.658    11.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[11]
    SLICE_X45Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X45Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.067    13.461    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.461    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.756ns (29.969%)  route 4.103ns (70.031%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 13.228 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.490     7.922    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.566     8.612    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.307     9.043    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.667     9.834    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.152     9.986 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.566    10.552    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.324    10.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.440    11.316    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_11
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.328    11.644 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[12]
    SLICE_X50Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.464    13.228    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.423    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)        0.081    13.697    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.749ns (29.885%)  route 4.103ns (70.115%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 13.228 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.490     7.922    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.566     8.612    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.307     9.043    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.667     9.834    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.152     9.986 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.566    10.552    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.324    10.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.440    11.316    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_11
    SLICE_X50Y89         LUT5 (Prop_lut5_I2_O)        0.321    11.637 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[13]
    SLICE_X50Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.464    13.228    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.423    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)        0.118    13.734    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.888ns (33.833%)  route 3.692ns (66.167%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.459     7.892    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.016 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.741     8.756    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_2
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.150     8.906 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.455     9.362    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_4
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.355     9.717 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.512    10.228    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_6
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.353    10.581 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.458    11.039    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_8
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.326    11.365 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.365    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X49Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.031    13.559    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.883ns (33.774%)  route 3.692ns (66.226%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.459     7.892    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.016 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.741     8.756    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_2
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.150     8.906 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.455     9.362    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_4
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.355     9.717 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.512    10.228    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_6
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.353    10.581 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.458    11.039    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_8
    SLICE_X49Y91         LUT5 (Prop_lut5_I2_O)        0.321    11.360 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X49Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.075    13.603    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.324ns (25.052%)  route 3.961ns (74.948%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 13.239 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.711     5.785    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X57Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.068     7.309    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.490     7.922    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.566     8.612    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.512     9.248    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.372 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_7/O
                         net (fo=1, routed)           0.289     9.662    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_7_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.786 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.610    10.395    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_ocarry_10
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.519 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_2/O
                         net (fo=2, routed)           0.426    10.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_2_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_1/O
                         net (fo=1, routed)           0.000    11.070    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[15]
    SLICE_X49Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.475    13.239    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/C
                         clock pessimism              0.323    13.562    
                         clock uncertainty           -0.035    13.527    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)        0.031    13.558    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[355]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.518ns (11.933%)  route 3.823ns (88.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3194, routed)        3.823    10.471    design_1_i/uart_top_0/inst/iRst
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[355]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.480    13.244    design_1_i/uart_top_0/inst/iClk
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[355]/C
                         clock pessimism              0.323    13.567    
                         clock uncertainty           -0.035    13.532    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    13.008    design_1_i/uart_top_0/inst/rResult_reg[355]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[363]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.518ns (11.933%)  route 3.823ns (88.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3194, routed)        3.823    10.471    design_1_i/uart_top_0/inst/iRst
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[363]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.480    13.244    design_1_i/uart_top_0/inst/iClk
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[363]/C
                         clock pessimism              0.323    13.567    
                         clock uncertainty           -0.035    13.532    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    13.008    design_1_i/uart_top_0/inst/rResult_reg[363]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[371]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.518ns (11.933%)  route 3.823ns (88.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3194, routed)        3.823    10.471    design_1_i/uart_top_0/inst/iRst
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[371]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.480    13.244    design_1_i/uart_top_0/inst/iClk
    SLICE_X34Y94         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[371]/C
                         clock pessimism              0.323    13.567    
                         clock uncertainty           -0.035    13.532    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    13.008    design_1_i/uart_top_0/inst/rResult_reg[371]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  2.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.136%)  route 0.169ns (56.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.550     1.636    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y83         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.128     1.764 r  design_1_i/uart_top_0/inst/rB_reg[181]/Q
                         net (fo=2, routed)           0.169     1.933    design_1_i/uart_top_0/inst/rB_reg_n_0_[181]
    SLICE_X51Y82         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.812     2.154    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y82         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[189]/C
                         clock pessimism             -0.261     1.893    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.017     1.910    design_1_i/uart_top_0/inst/rB_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.971%)  route 0.171ns (43.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.550     1.636    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.128     1.764 r  design_1_i/uart_top_0/inst/rB_reg[3]/Q
                         net (fo=2, routed)           0.171     1.935    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[3]
    SLICE_X48Y89         LUT5 (Prop_lut5_I4_O)        0.098     2.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[3]
    SLICE_X48Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.822     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.091     1.994    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.820%)  route 0.182ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.551     1.637    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X50Y90         FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.785 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/Q
                         net (fo=3, routed)           0.182     1.967    design_1_i/uart_top_0/inst/wRxByte[6]
    SLICE_X49Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.822     2.164    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[6]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.025     1.928    design_1_i/uart_top_0/inst/rB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X42Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.890 r  design_1_i/uart_top_0/inst/rResult_reg[182]/Q
                         net (fo=1, routed)           0.148     2.037    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[512][182]
    SLICE_X42Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.082 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[190]_i_1/O
                         net (fo=1, routed)           0.000     2.082    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_331
    SLICE_X42Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.825     2.167    design_1_i/uart_top_0/inst/iClk
    SLICE_X42Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[190]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     2.026    design_1_i/uart_top_0/inst/rResult_reg[190]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[228]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.890 r  design_1_i/uart_top_0/inst/rResult_reg[228]/Q
                         net (fo=1, routed)           0.148     2.037    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[512][228]
    SLICE_X46Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.082 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[236]_i_1/O
                         net (fo=1, routed)           0.000     2.082    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_285
    SLICE_X46Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.825     2.167    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[236]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     2.026    design_1_i/uart_top_0/inst/rResult_reg[236]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[158]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.551     1.637    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y84         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.765 r  design_1_i/uart_top_0/inst/rB_reg[158]/Q
                         net (fo=2, routed)           0.179     1.945    design_1_i/uart_top_0/inst/rB_reg_n_0_[158]
    SLICE_X52Y84         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.814     2.156    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y84         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[166]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)        -0.007     1.888    design_1_i/uart_top_0/inst/rB_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.665%)  route 0.160ns (43.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X66Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  design_1_i/uart_top_0/inst/rA_reg[462]/Q
                         net (fo=2, routed)           0.160     2.072    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[462]
    SLICE_X66Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.117 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[462]_i_1/O
                         net (fo=1, routed)           0.000     2.117    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[462]
    SLICE_X66Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[462]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120     2.050    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[462]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[497]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.841%)  route 0.252ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[497]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[497]/Q
                         net (fo=2, routed)           0.252     2.031    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[497]
    SLICE_X46Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.823     2.165    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.059     1.963    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.422%)  route 0.223ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.555     1.641    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y96         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  design_1_i/uart_top_0/inst/rA_reg[177]/Q
                         net (fo=2, routed)           0.223     1.993    design_1_i/uart_top_0/inst/rA_reg_n_0_[177]
    SLICE_X50Y97         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.821     2.163    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y97         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[185]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.022     1.924    design_1_i/uart_top_0/inst/rA_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.488%)  route 0.353ns (65.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.557     1.643    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X39Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[154]/Q
                         net (fo=2, routed)           0.353     2.138    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[154]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.183 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[154]_i_1/O
                         net (fo=1, routed)           0.000     2.183    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_367
    SLICE_X38Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.911     2.253    design_1_i/uart_top_0/inst/iClk
    SLICE_X38Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[154]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     2.113    design_1_i/uart_top_0/inst/rResult_reg[154]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y145  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X49Y95    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[144]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[412]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y82    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y82    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rB_reg[372]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[428]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[436]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rB_reg[380]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rB_reg[388]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rB_reg[396]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[444]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



