                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:16 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 	.optsdcc -mds390 --model-flat24
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; CPU specific extensions
                             11 ;--------------------------------------------------------
                             12 .flat24 on		; 24 bit flat addressing
                    0084     13 dpl1	=	0x84
                    0085     14 dph1	=	0x85
                    0086     15 dps	=	0x86
                    0093     16 dpx	=	0x93
                    0095     17 dpx1	=	0x95
                    009B     18 esp	=	0x9B
                    009C     19 ap	=	0x9C
                    009C     20 _ap	=	0x9C
                    00D1     21 mcnt0	=	0xD1
                    00D2     22 mcnt1	=	0xD2
                    00D3     23 ma	=	0xD3
                    00D4     24 mb	=	0xD4
                    00D5     25 mc	=	0xD5
                    00D1     26 F1	=	0xD1	; user flag
                             27 ;--------------------------------------------------------
                             28 ; Public variables in this module
                             29 ;--------------------------------------------------------
                             30 	.globl __divulong_PARM_2
                             31 	.globl __divulong
                             32 ;--------------------------------------------------------
                             33 ; special function registers
                             34 ;--------------------------------------------------------
                             35 ;--------------------------------------------------------
                             36 ; special function bits
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; overlayable register banks
                             40 ;--------------------------------------------------------
                             41 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      42 	.ds 8
                             43 ;--------------------------------------------------------
                             44 ; internal ram data
                             45 ;--------------------------------------------------------
                             46 	.area DSEG    (DATA)
                             47 ;--------------------------------------------------------
                             48 ; overlayable items in internal ram 
                             49 ;--------------------------------------------------------
                             50 	.area OSEG    (OVR,DATA)
                             51 ;--------------------------------------------------------
                             52 ; indirectly addressable internal ram data
                             53 ;--------------------------------------------------------
                             54 	.area ISEG    (DATA)
                             55 ;--------------------------------------------------------
                             56 ; absolute internal ram data
                             57 ;--------------------------------------------------------
                             58 	.area IABS    (ABS,DATA)
                             59 	.area IABS    (ABS,DATA)
                             60 ;--------------------------------------------------------
                             61 ; bit data
                             62 ;--------------------------------------------------------
                             63 	.area BSEG    (BIT)
   0000                      64 __divulong_c_1_1:
   0000                      65 	.ds 1
                             66 ;--------------------------------------------------------
                             67 ; paged external ram data
                             68 ;--------------------------------------------------------
                             69 	.area PSEG    (PAG,XDATA)
                             70 ;--------------------------------------------------------
                             71 ; external ram data
                             72 ;--------------------------------------------------------
                             73 	.area XSEG    (XDATA)
   0000                      74 __divulong_PARM_2:
   0000                      75 	.ds 4
   0004                      76 __divulong_reste_1_1:
   0004                      77 	.ds 4
                             78 ;--------------------------------------------------------
                             79 ; absolute external ram data
                             80 ;--------------------------------------------------------
                             81 	.area XABS    (ABS,XDATA)
                             82 ;--------------------------------------------------------
                             83 ; external initialized ram data
                             84 ;--------------------------------------------------------
                             85 	.area XISEG   (XDATA)
                             86 ;--------------------------------------------------------
                             87 ; global & static initialisations
                             88 ;--------------------------------------------------------
                             89 	.area HOME    (CODE)
                             90 	.area GSINIT  (CODE)
                             91 	.area GSFINAL (CODE)
                             92 	.area GSINIT  (CODE)
                             93 ;--------------------------------------------------------
                             94 ; Home
                             95 ;--------------------------------------------------------
                             96 	.area HOME    (CODE)
                             97 	.area HOME    (CODE)
                             98 ;--------------------------------------------------------
                             99 ; code
                            100 ;--------------------------------------------------------
                            101 	.area CSEG    (CODE)
                            102 ;------------------------------------------------------------
                            103 ;Allocation info for local variables in function '_divulong'
                            104 ;------------------------------------------------------------
                            105 ;y                         Allocated with name '__divulong_PARM_2'
                            106 ;x                         Allocated to registers r2 r3 r4 r5 
                            107 ;reste                     Allocated with name '__divulong_reste_1_1'
                            108 ;count                     Allocated to registers 
                            109 ;------------------------------------------------------------
                            110 ;	_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                            111 ;	-----------------------------------------
                            112 ;	 function _divulong
                            113 ;	-----------------------------------------
   0000                     114 __divulong:
                    0002    115 	ar2 = 0x02
                    0003    116 	ar3 = 0x03
                    0004    117 	ar4 = 0x04
                    0005    118 	ar5 = 0x05
                    0006    119 	ar6 = 0x06
                    0007    120 	ar7 = 0x07
                    0000    121 	ar0 = 0x00
                    0001    122 	ar1 = 0x01
   0000 AA 82               123 	mov	r2,dpl
   0002 AB 83               124 	mov	r3,dph
   0004 AC 93               125 	mov	r4,dpx
   0006 AD F0               126 	mov	r5,b
                            127 ;	_divulong.c:333: unsigned long reste = 0L;
                            128 ;	genAssign: resultIsFar = TRUE
   0008 90s00r00r04         129 	mov	dptr,#__divulong_reste_1_1
   000C E4                  130 	clr	a
   000D F0                  131 	movx	@dptr,a
   000E A3                  132 	inc	dptr
   000F F0                  133 	movx	@dptr,a
   0010 A3                  134 	inc	dptr
   0011 F0                  135 	movx	@dptr,a
   0012 A3                  136 	inc	dptr
   0013 F0                  137 	movx	@dptr,a
                            138 ;	_divulong.c:337: do
                            139 ;	genAssign: resultIsFar = FALSE
   0014 7E 20               140 	mov	r6,#0x20
   0016                     141 00105$:
                            142 ;	_divulong.c:340: c = MSB_SET(x);
   0016 C0 06               143 	push	ar6
   0018 ED                  144 	mov	a,r5
   0019 33                  145 	rlc	a
   001A 92*00               146 	mov	__divulong_c_1_1,c
                            147 ;	_divulong.c:341: x <<= 1;
   001C 75 F0 02            148 	mov	b,#0x02
   001F AF 02               149 	mov	r7,ar2
   0021 A8 03               150 	mov	r0,ar3
   0023 A9 04               151 	mov	r1,ar4
   0025 AE 05               152 	mov	r6,ar5
   0027 80 0D               153 	sjmp	00116$
   0029                     154 00115$:
   0029 EF                  155 	mov	a,r7
   002A 25 E0               156 	add	a,acc
   002C FF                  157 	mov	r7,a
   002D E8                  158 	mov	a,r0
   002E 33                  159 	rlc	a
   002F F8                  160 	mov	r0,a
   0030 E9                  161 	mov	a,r1
   0031 33                  162 	rlc	a
   0032 F9                  163 	mov	r1,a
   0033 EE                  164 	mov	a,r6
   0034 33                  165 	rlc	a
   0035 FE                  166 	mov	r6,a
   0036                     167 00116$:
   0036 D5 F0 F0            168 	djnz	b,00115$
                            169 ;	genAssign: resultIsFar = TRUE
   0039 8F 02               170 	mov	ar2,r7
   003B 88 03               171 	mov	ar3,r0
   003D 89 04               172 	mov	ar4,r1
   003F 8E 05               173 	mov	ar5,r6
                            174 ;	_divulong.c:342: reste <<= 1;
   0041 75 F0 02            175 	mov	b,#0x02
   0044 90s00r00r04         176 	mov	dptr,#__divulong_reste_1_1
   0048 E0                  177 	movx	a,@dptr
   0049 FE                  178 	mov     r6,a
   004A A3                  179 	inc	dptr
   004B E0                  180 	movx	a,@dptr
   004C FF                  181 	mov     r7,a
   004D A3                  182 	inc	dptr
   004E E0                  183 	movx	a,@dptr
   004F F8                  184 	mov     r0,a
   0050 A3                  185 	inc	dptr
   0051 E0                  186 	movx	a,@dptr
   0052 F9                  187 	mov     r1,a
   0053 80 0D               188 	sjmp	00118$
   0055                     189 00117$:
   0055 EE                  190 	mov	a,r6
   0056 25 E0               191 	add	a,acc
   0058 FE                  192 	mov	r6,a
   0059 EF                  193 	mov	a,r7
   005A 33                  194 	rlc	a
   005B FF                  195 	mov	r7,a
   005C E8                  196 	mov	a,r0
   005D 33                  197 	rlc	a
   005E F8                  198 	mov	r0,a
   005F E9                  199 	mov	a,r1
   0060 33                  200 	rlc	a
   0061 F9                  201 	mov	r1,a
   0062                     202 00118$:
   0062 D5 F0 F0            203 	djnz	b,00117$
                            204 ;	genAssign: resultIsFar = TRUE
   0065 90s00r00r04         205 	mov	dptr,#__divulong_reste_1_1
   0069 EE                  206 	mov	a,r6
   006A F0                  207 	movx	@dptr,a
   006B A3                  208 	inc	dptr
   006C EF                  209 	mov	a,r7
   006D F0                  210 	movx	@dptr,a
   006E A3                  211 	inc	dptr
   006F E8                  212 	mov	a,r0
   0070 F0                  213 	movx	@dptr,a
   0071 A3                  214 	inc	dptr
   0072 E9                  215 	mov	a,r1
   0073 F0                  216 	movx	@dptr,a
                            217 ;	_divulong.c:343: if (c)
   0074 D0 06               218 	pop	ar6
   0076 30*00 11            219 	jnb  __divulong_c_1_1,00102$
   0079                     220 00119$:
                            221 ;	_divulong.c:344: reste |= 1L;
   0079 90s00r00r04         222 	mov	dptr,#__divulong_reste_1_1
   007D E0                  223 	movx	a,@dptr
   007E 44 01               224 	orl	a,#0x01
   0080 F0                  225 	movx	@dptr,a
   0081 A3                  226 	inc	dptr
   0082 E0                  227 	movx	a,@dptr
   0083 F0                  228 	movx	@dptr,a
   0084 A3                  229 	inc	dptr
   0085 E0                  230 	movx	a,@dptr
   0086 F0                  231 	movx	@dptr,a
   0087 A3                  232 	inc	dptr
   0088 E0                  233 	movx	a,@dptr
   0089 F0                  234 	movx	@dptr,a
   008A                     235 00102$:
                            236 ;	_divulong.c:346: if (reste >= y)
   008A 90s00r00r00         237 	mov	dptr,#__divulong_PARM_2
   008E 75 86 01            238 	mov	dps, #1
   0091 90s00r00r04         239 	mov	dptr, #__divulong_reste_1_1
   0095 15 86               240 	dec	dps
   0097 C3                  241 	clr	c
   0098 75 86 01            242 	mov	dps,#1
   009B E0                  243 	movx	a,@dptr
   009C 75 86 00            244 	mov	dps,#0
   009F C5 F0               245 	xch	a, b
   00A1 E0                  246 	movx	a,@dptr
   00A2 C5 F0               247 	xch	a, b
   00A4 95 F0               248 	subb	a,b
   00A6 75 86 01            249 	mov	dps,#1
   00A9 A3                  250 	inc	dptr
   00AA E0                  251 	movx	a,@dptr
   00AB 75 86 00            252 	mov	dps,#0
   00AE C5 F0               253 	xch	a, b
   00B0 A3                  254 	inc	dptr
   00B1 E0                  255 	movx	a,@dptr
   00B2 C5 F0               256 	xch	a, b
   00B4 95 F0               257 	subb	a,b
   00B6 75 86 01            258 	mov	dps,#1
   00B9 A3                  259 	inc	dptr
   00BA E0                  260 	movx	a,@dptr
   00BB 75 86 00            261 	mov	dps,#0
   00BE C5 F0               262 	xch	a, b
   00C0 A3                  263 	inc	dptr
   00C1 E0                  264 	movx	a,@dptr
   00C2 C5 F0               265 	xch	a, b
   00C4 95 F0               266 	subb	a,b
   00C6 75 86 01            267 	mov	dps,#1
   00C9 A3                  268 	inc	dptr
   00CA E0                  269 	movx	a,@dptr
   00CB 75 86 00            270 	mov	dps,#0
   00CE C5 F0               271 	xch	a, b
   00D0 A3                  272 	inc	dptr
   00D1 E0                  273 	movx	a,@dptr
   00D2 C5 F0               274 	xch	a, b
   00D4 95 F0               275 	subb	a,b
   00D6 40 57               276 	jc   00106$
   00D8                     277 00120$:
                            278 ;	_divulong.c:348: reste -= y;
   00D8 C0 06               279 	push	ar6
   00DA 90s00r00r00         280 	mov	dptr,#__divulong_PARM_2
   00DE 75 86 01            281 	mov	dps, #1
   00E1 90s00r00r04         282 	mov	dptr, #__divulong_reste_1_1
   00E5 15 86               283 	dec	dps
   00E7 C3                  284 	clr	c
   00E8 E0                  285 	movx	a,@dptr
   00E9 F5 F0               286 	mov	b,a
   00EB 05 86               287 	inc	dps
   00ED E0                  288 	movx	a,@dptr
   00EE 95 F0               289 	subb	a,b
   00F0 FF                  290 	mov	r7,a
   00F1 15 86               291 	dec	dps
   00F3 A3                  292 	inc	dptr
   00F4 E0                  293 	movx	a,@dptr
   00F5 F5 F0               294 	mov	b,a
   00F7 05 86               295 	inc	dps
   00F9 A3                  296 	inc	dptr
   00FA E0                  297 	movx	a,@dptr
   00FB 95 F0               298 	subb	a,b
   00FD F8                  299 	mov	r0,a
   00FE 15 86               300 	dec	dps
   0100 A3                  301 	inc	dptr
   0101 E0                  302 	movx	a,@dptr
   0102 F5 F0               303 	mov	b,a
   0104 05 86               304 	inc	dps
   0106 A3                  305 	inc	dptr
   0107 E0                  306 	movx	a,@dptr
   0108 95 F0               307 	subb	a,b
   010A F9                  308 	mov	r1,a
   010B 15 86               309 	dec	dps
   010D A3                  310 	inc	dptr
   010E E0                  311 	movx	a,@dptr
   010F F5 F0               312 	mov	b,a
   0111 05 86               313 	inc	dps
   0113 A3                  314 	inc	dptr
   0114 E0                  315 	movx	a,@dptr
   0115 95 F0               316 	subb	a,b
   0117 FE                  317 	mov	r6,a
   0118 75 86 00            318 	mov	dps,#0
                            319 ;	genAssign: resultIsFar = TRUE
   011B 90s00r00r04         320 	mov	dptr,#__divulong_reste_1_1
   011F EF                  321 	mov	a,r7
   0120 F0                  322 	movx	@dptr,a
   0121 A3                  323 	inc	dptr
   0122 E8                  324 	mov	a,r0
   0123 F0                  325 	movx	@dptr,a
   0124 A3                  326 	inc	dptr
   0125 E9                  327 	mov	a,r1
   0126 F0                  328 	movx	@dptr,a
   0127 A3                  329 	inc	dptr
   0128 EE                  330 	mov	a,r6
   0129 F0                  331 	movx	@dptr,a
                            332 ;	_divulong.c:350: x |= 1L;
   012A 43 02 01            333 	orl	ar2,#0x01
                            334 ;	_divulong.c:354: return x;
   012D D0 06               335 	pop	ar6
                            336 ;	_divulong.c:350: x |= 1L;
   012F                     337 00106$:
                            338 ;	_divulong.c:353: while (--count);
   012F DE 02               339 	djnz  r6,00121$
   0131 80 04               340 	sjmp	00122$
   0133                     341 00121$:
   0133 02s00r00r16         342 	ljmp	00105$
   0137                     343 00122$:
                            344 ;	_divulong.c:354: return x;
   0137 8A 82               345 	mov	dpl,r2
   0139 8B 83               346 	mov	dph,r3
   013B 8C 93               347 	mov	dpx,r4
   013D 8D F0               348 	mov	b,r5
   013F                     349 00108$:
   013F 22                  350 	ret
                            351 	.area CSEG    (CODE)
                            352 	.area CONST   (CODE)
                            353 	.area XINIT   (CODE)
                            354 	.area CABS    (ABS,CODE)
