{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 18:31:36 2018 " "Info: Processing started: Mon Jul 09 18:31:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 1280 240 416 1296 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DE2_D5M:inst\|rClk\[0\] " "Info: Detected ripple clock \"DE2_D5M:inst\|rClk\[0\]\" as buffer" {  } { { "DE2_D5M.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v" 377 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_D5M:inst\|rClk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 register DE2_D5M:inst\|Reset_Delay:u2\|oRST_0 register DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\] -2.101 ns " "Info: Slack time is -2.101 ns for clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"DE2_D5M:inst\|Reset_Delay:u2\|oRST_0\" and destination register \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.402 ns + Largest register register " "Info: + Largest register to register requirement is 1.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.642 ns + " "Info: + Setup relationship between source and destination is 1.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.642 ns " "Info: + Latch edge is 1.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns + Largest " "Info: + Largest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\] 3 REG LCFF_X23_Y20_N21 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 1; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 528 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns DE2_D5M:inst\|Reset_Delay:u2\|oRST_0 3 REG LCFF_X24_Y21_N11 11 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X24_Y21_N11; Fanout = 11; REG Node = 'DE2_D5M:inst\|Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { CLOCK_50~clkctrl DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "V/Reset_Delay.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 528 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.503 ns - Longest register register " "Info: - Longest register to register delay is 3.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|Reset_Delay:u2\|oRST_0 1 REG LCFF_X24_Y21_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N11; Fanout = 11; REG Node = 'DE2_D5M:inst\|Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "V/Reset_Delay.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.150 ns) 0.938 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~1 2 COMB LCCOMB_X24_Y19_N28 1 " "Info: 2: + IC(0.788 ns) + CELL(0.150 ns) = 0.938 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 1; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 1.327 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~2 3 COMB LCCOMB_X24_Y19_N12 1 " "Info: 3: + IC(0.240 ns) + CELL(0.149 ns) = 1.327 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 1; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 1.720 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~3 4 COMB LCCOMB_X24_Y19_N0 3 " "Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 1.720 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 3; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 2.136 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~5 5 COMB LCCOMB_X24_Y19_N24 15 " "Info: 5: + IC(0.266 ns) + CELL(0.150 ns) = 2.136 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 15; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mWR~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.660 ns) 3.503 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\] 6 REG LCFF_X23_Y20_N21 1 " "Info: 6: + IC(0.707 ns) + CELL(0.660 ns) = 3.503 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 1; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mADDR\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 528 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 35.91 % ) " "Info: Total cell delay = 1.258 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 64.09 % ) " "Info: Total interconnect delay = 2.245 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.503 ns" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.503 ns" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 0.788ns 0.240ns 0.244ns 0.266ns 0.707ns } { 0.000ns 0.150ns 0.149ns 0.149ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.503 ns" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.503 ns" { DE2_D5M:inst|Reset_Delay:u2|oRST_0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5 {} DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18] {} } { 0.000ns 0.788ns 0.240ns 0.244ns 0.266ns 0.707ns } { 0.000ns 0.150ns 0.149ns 0.149ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0' 81 " "Warning: Can't achieve timing requirement Clock Setup: 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0' along 81 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\] register SAVE_IMAGE:inst2\|save_gray_out\[0\] -5.878 ns " "Info: Slack time is -5.878 ns for clock \"CLOCK_50\" between source register \"DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\]\" and destination register \"SAVE_IMAGE:inst2\|save_gray_out\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "31.49 MHz 31.756 ns " "Info: Fmax is 31.49 MHz (period= 31.756 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.767 ns + Largest register register " "Info: + Largest register to register requirement is 9.767 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Largest " "Info: + Largest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.282 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns DE2_D5M:inst\|rClk\[0\] 2 REG LCFF_X1_Y18_N21 4 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'DE2_D5M:inst\|rClk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v" 377 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns DE2_D5M:inst\|rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 742 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 742; COMB Node = 'DE2_D5M:inst\|rClk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v" 377 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 4.282 ns SAVE_IMAGE:inst2\|save_gray_out\[0\] 4 REG LCFF_X35_Y25_N21 3 " "Info: 4: + IC(0.995 ns) + CELL(0.537 ns) = 4.282 ns; Loc. = LCFF_X35_Y25_N21; Fanout = 3; REG Node = 'SAVE_IMAGE:inst2\|save_gray_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { DE2_D5M:inst|rClk[0]~clkctrl SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "my_files/SAVE_IMAGE.vhd" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SAVE_IMAGE.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.25 % ) " "Info: Total cell delay = 2.323 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.959 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.959 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.301 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns DE2_D5M:inst\|rClk\[0\] 2 REG LCFF_X1_Y18_N21 4 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'DE2_D5M:inst\|rClk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v" 377 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns DE2_D5M:inst\|rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 742 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 742; COMB Node = 'DE2_D5M:inst\|rClk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v" 377 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.301 ns DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\] 4 REG LCFF_X29_Y26_N5 3 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 4.301 ns; Loc. = LCFF_X29_Y26_N5; Fanout = 3; REG Node = 'DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { DE2_D5M:inst|rClk[0]~clkctrl DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/VGA_Controller.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.01 % ) " "Info: Total cell delay = 2.323 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 45.99 % ) " "Info: Total interconnect delay = 1.978 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/VGA_Controller.v" 132 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "my_files/SAVE_IMAGE.vhd" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SAVE_IMAGE.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.645 ns - Longest register register " "Info: - Longest register to register delay is 15.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\] 1 REG LCFF_X29_Y26_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y26_N5; Fanout = 3; REG Node = 'DE2_D5M:inst\|VGA_Controller:u1\|oVGA_G\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/VGA_Controller.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.414 ns) 0.923 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[1\]~3 2 COMB LCCOMB_X29_Y26_N10 2 " "Info: 2: + IC(0.509 ns) + CELL(0.414 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y26_N10; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.994 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[2\]~5 3 COMB LCCOMB_X29_Y26_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.994 ns; Loc. = LCCOMB_X29_Y26_N12; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.153 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[3\]~7 4 COMB LCCOMB_X29_Y26_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.153 ns; Loc. = LCCOMB_X29_Y26_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.563 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[4\]~8 5 COMB LCCOMB_X29_Y26_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.563 ns; Loc. = LCCOMB_X29_Y26_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.485 ns) 2.479 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[4\]~9 6 COMB LCCOMB_X30_Y26_N14 2 " "Info: 6: + IC(0.431 ns) + CELL(0.485 ns) = 2.479 ns; Loc. = LCCOMB_X30_Y26_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.550 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[5\]~11 7 COMB LCCOMB_X30_Y26_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.550 ns; Loc. = LCCOMB_X30_Y26_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.621 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[6\]~13 8 COMB LCCOMB_X30_Y26_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.621 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.692 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[7\]~15 9 COMB LCCOMB_X30_Y26_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.692 ns; Loc. = LCCOMB_X30_Y26_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.102 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[8\]~16 10 COMB LCCOMB_X30_Y26_N22 6 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.102 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 6; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_add_10bit:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[8\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.438 ns) 4.299 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_2~0 11 COMB LCCOMB_X30_Y25_N12 4 " "Info: 11: + IC(0.759 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X30_Y25_N12; Fanout = 4; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.703 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_3~1 12 COMB LCCOMB_X30_Y25_N0 5 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 4.703 ns; Loc. = LCCOMB_X30_Y25_N0; Fanout = 5; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.393 ns) 5.366 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~3 13 COMB LCCOMB_X30_Y25_N18 2 " "Info: 13: + IC(0.270 ns) + CELL(0.393 ns) = 5.366 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.437 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~5 14 COMB LCCOMB_X30_Y25_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.437 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.508 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~7 15 COMB LCCOMB_X30_Y25_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.508 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.579 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~9 16 COMB LCCOMB_X30_Y25_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.579 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.650 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~11 17 COMB LCCOMB_X30_Y25_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.650 ns; Loc. = LCCOMB_X30_Y25_N26; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.060 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~12 18 COMB LCCOMB_X30_Y25_N28 12 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.060 ns; Loc. = LCCOMB_X30_Y25_N28; Fanout = 12; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_4~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.471 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[50\]~9 19 COMB LCCOMB_X30_Y25_N30 3 " "Info: 19: + IC(0.261 ns) + CELL(0.150 ns) = 6.471 ns; Loc. = LCCOMB_X30_Y25_N30; Fanout = 3; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[50\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 } "NODE_NAME" } } { "db/alt_u_div_55f.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_u_div_55f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.414 ns) 7.308 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~3 20 COMB LCCOMB_X31_Y25_N2 2 " "Info: 20: + IC(0.423 ns) + CELL(0.414 ns) = 7.308 ns; Loc. = LCCOMB_X31_Y25_N2; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.379 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~5 21 COMB LCCOMB_X31_Y25_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.379 ns; Loc. = LCCOMB_X31_Y25_N4; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.450 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~7 22 COMB LCCOMB_X31_Y25_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.450 ns; Loc. = LCCOMB_X31_Y25_N6; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.521 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~9 23 COMB LCCOMB_X31_Y25_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.521 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.592 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~11 24 COMB LCCOMB_X31_Y25_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.592 ns; Loc. = LCCOMB_X31_Y25_N10; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.663 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~13 25 COMB LCCOMB_X31_Y25_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.663 ns; Loc. = LCCOMB_X31_Y25_N12; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.073 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~14 26 COMB LCCOMB_X31_Y25_N14 11 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 8.073 ns; Loc. = LCCOMB_X31_Y25_N14; Fanout = 11; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_5~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.271 ns) 8.630 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[60\]~14 27 COMB LCCOMB_X31_Y25_N24 3 " "Info: 27: + IC(0.286 ns) + CELL(0.271 ns) = 8.630 ns; Loc. = LCCOMB_X31_Y25_N24; Fanout = 3; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[60\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 } "NODE_NAME" } } { "db/alt_u_div_55f.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_u_div_55f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.393 ns) 9.478 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~3 28 COMB LCCOMB_X32_Y25_N16 2 " "Info: 28: + IC(0.455 ns) + CELL(0.393 ns) = 9.478 ns; Loc. = LCCOMB_X32_Y25_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.549 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~5 29 COMB LCCOMB_X32_Y25_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 9.549 ns; Loc. = LCCOMB_X32_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.620 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~7 30 COMB LCCOMB_X32_Y25_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.620 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.691 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~9 31 COMB LCCOMB_X32_Y25_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.691 ns; Loc. = LCCOMB_X32_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.762 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~11 32 COMB LCCOMB_X32_Y25_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.762 ns; Loc. = LCCOMB_X32_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.833 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~13 33 COMB LCCOMB_X32_Y25_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.833 ns; Loc. = LCCOMB_X32_Y25_N26; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.904 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~15 34 COMB LCCOMB_X32_Y25_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.904 ns; Loc. = LCCOMB_X32_Y25_N28; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.314 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~16 35 COMB LCCOMB_X32_Y25_N30 12 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 10.314 ns; Loc. = LCCOMB_X32_Y25_N30; Fanout = 12; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_6~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 10.745 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[70\]~22 36 COMB LCCOMB_X32_Y25_N4 3 " "Info: 36: + IC(0.281 ns) + CELL(0.150 ns) = 10.745 ns; Loc. = LCCOMB_X32_Y25_N4; Fanout = 3; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[70\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 } "NODE_NAME" } } { "db/alt_u_div_55f.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_u_div_55f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.485 ns) 11.689 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~3 37 COMB LCCOMB_X33_Y25_N14 2 " "Info: 37: + IC(0.459 ns) + CELL(0.485 ns) = 11.689 ns; Loc. = LCCOMB_X33_Y25_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.760 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~5 38 COMB LCCOMB_X33_Y25_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 11.760 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.831 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~7 39 COMB LCCOMB_X33_Y25_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 11.831 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.902 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~9 40 COMB LCCOMB_X33_Y25_N20 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 11.902 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.973 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~11 41 COMB LCCOMB_X33_Y25_N22 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 11.973 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.044 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~13 42 COMB LCCOMB_X33_Y25_N24 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 12.044 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.115 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~15 43 COMB LCCOMB_X33_Y25_N26 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 12.115 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 2; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.186 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~17 44 COMB LCCOMB_X33_Y25_N28 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 12.186 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.596 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~18 45 COMB LCCOMB_X33_Y25_N30 13 " "Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 12.596 ns; Loc. = LCCOMB_X33_Y25_N30; Fanout = 13; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_7~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 13.458 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[80\]~31 46 COMB LCCOMB_X35_Y25_N30 1 " "Info: 46: + IC(0.712 ns) + CELL(0.150 ns) = 13.458 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|StageOut\[80\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 } "NODE_NAME" } } { "db/alt_u_div_55f.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_u_div_55f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 14.101 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~1 47 COMB LCCOMB_X35_Y25_N0 1 " "Info: 47: + IC(0.250 ns) + CELL(0.393 ns) = 14.101 ns; Loc. = LCCOMB_X35_Y25_N0; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.172 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~3 48 COMB LCCOMB_X35_Y25_N2 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 14.172 ns; Loc. = LCCOMB_X35_Y25_N2; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.243 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~5 49 COMB LCCOMB_X35_Y25_N4 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 14.243 ns; Loc. = LCCOMB_X35_Y25_N4; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.314 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~7 50 COMB LCCOMB_X35_Y25_N6 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 14.314 ns; Loc. = LCCOMB_X35_Y25_N6; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.385 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~9 51 COMB LCCOMB_X35_Y25_N8 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 14.385 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.456 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~11 52 COMB LCCOMB_X35_Y25_N10 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 14.456 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.527 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~13 53 COMB LCCOMB_X35_Y25_N12 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 14.527 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.686 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~15 54 COMB LCCOMB_X35_Y25_N14 1 " "Info: 54: + IC(0.000 ns) + CELL(0.159 ns) = 14.686 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.757 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~17 55 COMB LCCOMB_X35_Y25_N16 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 14.757 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 1; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.167 ns RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~18 56 COMB LCCOMB_X35_Y25_N18 4 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 15.167 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 4; COMB Node = 'RGB2GRAY:inst1\|RGB2GRAY_lpm_divide_10bit:inst3\|lpm_divide:lpm_divide_component\|lpm_divide_dhr:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_55f:divider\|op_8~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 15.561 ns SAVE_IMAGE:inst2\|save_gray_out~8 57 COMB LCCOMB_X35_Y25_N20 1 " "Info: 57: + IC(0.244 ns) + CELL(0.150 ns) = 15.561 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 1; COMB Node = 'SAVE_IMAGE:inst2\|save_gray_out~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 SAVE_IMAGE:inst2|save_gray_out~8 } "NODE_NAME" } } { "my_files/SAVE_IMAGE.vhd" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SAVE_IMAGE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.645 ns SAVE_IMAGE:inst2\|save_gray_out\[0\] 58 REG LCFF_X35_Y25_N21 3 " "Info: 58: + IC(0.000 ns) + CELL(0.084 ns) = 15.645 ns; Loc. = LCFF_X35_Y25_N21; Fanout = 3; REG Node = 'SAVE_IMAGE:inst2\|save_gray_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SAVE_IMAGE:inst2|save_gray_out~8 SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "my_files/SAVE_IMAGE.vhd" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SAVE_IMAGE.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.051 ns ( 64.24 % ) " "Info: Total cell delay = 10.051 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.594 ns ( 35.76 % ) " "Info: Total interconnect delay = 5.594 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.645 ns" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 SAVE_IMAGE:inst2|save_gray_out~8 SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.645 ns" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 {} SAVE_IMAGE:inst2|save_gray_out~8 {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.759ns 0.254ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.261ns 0.423ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.286ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.281ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { CLOCK_50 DE2_D5M:inst|rClk[0] DE2_D5M:inst|rClk[0]~clkctrl DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|rClk[0] {} DE2_D5M:inst|rClk[0]~clkctrl {} DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.645 ns" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 SAVE_IMAGE:inst2|save_gray_out~8 SAVE_IMAGE:inst2|save_gray_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.645 ns" { DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17 {} RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18 {} SAVE_IMAGE:inst2|save_gray_out~8 {} SAVE_IMAGE:inst2|save_gray_out[0] {} } { 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.759ns 0.254ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.261ns 0.423ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.286ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.281ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLOCK_50' 79 " "Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 79 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] register DE2_D5M:inst\|RAW2RGB:u4\|mDVAL register DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 105.11 MHz 9.514 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 105.11 MHz between source register \"DE2_D5M:inst\|RAW2RGB:u4\|mDVAL\" and destination register \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\" (period= 9.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.749 ns + Longest register register " "Info: + Longest register to register delay is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|RAW2RGB:u4\|mDVAL 1 REG LCFF_X61_Y22_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y22_N9; Fanout = 3; REG Node = 'DE2_D5M:inst\|RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.150 ns) 1.681 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq~0 2 COMB LCCOMB_X50_Y21_N12 46 " "Info: 2: + IC(1.531 ns) + CELL(0.150 ns) = 1.681 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 46; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { DE2_D5M:inst|RAW2RGB:u4|mDVAL DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dcfifo_m2o1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 2.411 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0 3 COMB LCCOMB_X49_Y21_N16 4 " "Info: 3: + IC(0.455 ns) + CELL(0.275 ns) = 2.411 ns; Loc. = LCCOMB_X49_Y21_N16; Fanout = 4; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 2.965 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0 4 COMB LCCOMB_X49_Y21_N22 3 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 2.965 ns; Loc. = LCCOMB_X49_Y21_N22; Fanout = 3; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 43 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.416 ns) 3.666 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1 5 COMB LCCOMB_X49_Y21_N24 2 " "Info: 5: + IC(0.285 ns) + CELL(0.416 ns) = 3.666 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 2; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 4.218 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3 6 COMB LCCOMB_X49_Y21_N6 1 " "Info: 6: + IC(0.277 ns) + CELL(0.275 ns) = 4.218 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 1; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.366 ns) 5.749 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 7 REG LCFF_X61_Y21_N7 4 " "Info: 7: + IC(1.165 ns) + CELL(0.366 ns) = 5.749 ns; Loc. = LCFF_X61_Y21_N7; Fanout = 4; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 30.56 % ) " "Info: Total cell delay = 1.757 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.992 ns ( 69.44 % ) " "Info: Total interconnect delay = 3.992 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { DE2_D5M:inst|RAW2RGB:u4|mDVAL DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { DE2_D5M:inst|RAW2RGB:u4|mDVAL {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.531ns 0.455ns 0.279ns 0.285ns 0.277ns 1.165ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.416ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.206 ns - Smallest " "Info: - Smallest clock skew is 1.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 3.555 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 1280 240 416 1296 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1~35 2 COMB IOC_X65_Y22_N0 681 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 681; COMB Node = 'GPIO_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1~35 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 1280 240 416 1296 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.537 ns) 3.555 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 3 REG LCFF_X61_Y21_N7 4 " "Info: 3: + IC(2.156 ns) + CELL(0.537 ns) = 3.555 ns; Loc. = LCFF_X61_Y21_N7; Fanout = 4; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { GPIO_1~35 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 39.35 % ) " "Info: Total cell delay = 1.399 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.156 ns ( 60.65 % ) " "Info: Total interconnect delay = 2.156 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.156ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.349 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 1280 240 416 1296 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1~35 2 COMB IOC_X65_Y22_N0 681 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 681; COMB Node = 'GPIO_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1~35 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 1280 240 416 1296 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.537 ns) 2.349 ns DE2_D5M:inst\|RAW2RGB:u4\|mDVAL 3 REG LCFF_X61_Y22_N9 3 " "Info: 3: + IC(0.950 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X61_Y22_N9; Fanout = 3; REG Node = 'DE2_D5M:inst\|RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { GPIO_1~35 DE2_D5M:inst|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 59.56 % ) " "Info: Total cell delay = 1.399 ns ( 59.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.950 ns ( 40.44 % ) " "Info: Total interconnect delay = 0.950 ns ( 40.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.156ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/RAW2RGB.v" 98 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { DE2_D5M:inst|RAW2RGB:u4|mDVAL DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { DE2_D5M:inst|RAW2RGB:u4|mDVAL {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.531ns 0.455ns 0.279ns 0.285ns 0.277ns 1.165ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.416ns 0.275ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.156ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 register DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw register DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw\" and destination register \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw 1 REG LCFF_X22_Y16_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw~0 2 COMB LCCOMB_X22_Y16_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 1; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X22_Y16_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X22_Y16_N31 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X22_Y16_N31 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0 {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\] register DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\] -2.159 ns " "Info: Minimum slack time is -2.159 ns for clock \"CLOCK_50\" between source register \"DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\]\" and destination register \"DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.083 ns + Shortest register register " "Info: + Shortest register to register delay is 1.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\] 1 REG LCFF_X43_Y18_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y18_N23; Fanout = 4; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 0.999 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|Mux9~0 2 COMB LCCOMB_X46_Y18_N26 1 " "Info: 2: + IC(0.724 ns) + CELL(0.275 ns) = 0.999 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 1; COMB Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|Mux9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.083 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\] 3 REG LCFF_X46_Y18_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.083 ns; Loc. = LCFF_X46_Y18_N27; Fanout = 1; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 33.15 % ) " "Info: Total cell delay = 0.359 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.724 ns ( 66.85 % ) " "Info: Total interconnect delay = 0.724 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.083 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.724ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.242 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.242 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.226 ns + Smallest " "Info: + Smallest clock skew is 3.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.910 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.787 ns) 3.748 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X64_Y19_N15 3 " "Info: 2: + IC(1.962 ns) + CELL(0.787 ns) = 3.748 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 3; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLOCK_50 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.000 ns) 4.338 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G7 72 " "Info: 3: + IC(0.590 ns) + CELL(0.000 ns) = 4.338 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 5.910 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\] 4 REG LCFF_X46_Y18_N27 1 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 5.910 ns; Loc. = LCFF_X46_Y18_N27; Fanout = 1; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|mI2C_DATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.31 % ) " "Info: Total cell delay = 2.323 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.587 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { CLOCK_50 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.962ns 0.590ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\] 3 REG LCFF_X43_Y18_N23 4 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y18_N23; Fanout = 4; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { CLOCK_50 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.962ns 0.590ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { CLOCK_50 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.962ns 0.590ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.083 ns" { DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0 {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.724ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { CLOCK_50 DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.962ns 0.590ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 235 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 235 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 15 " "Warning: Can't achieve timing requirement tsu along 15 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin DRAM_DQ\[1\] register DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\] -192 ps " "Info: Slack time is -192 ps for clock \"CLOCK_50\" between source pin \"DRAM_DQ\[1\]\" and destination register \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "1.000 ns + register " "Info: + tsu requirement for source pin and destination register is 1.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "1.192 ns - " "Info: - tsu from clock to input pin is 1.192 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.229 ns + Longest pin register " "Info: + Longest pin to register delay is 1.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[1\] 1 PIN PIN_AA2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA2; Fanout = 1; PIN Node = 'DRAM_DQ\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 160 240 421 176 "DRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.229 ns) 1.229 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\] 2 REG IOC_X0_Y8_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y8_N2; Fanout = 2; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[1] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 100.00 % ) " "Info: Total cell delay = 1.229 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[1] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[1] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.076 ns + " "Info: + Micro setup delay of destination is 0.076 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.268 ns) 2.471 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\] 3 REG IOC_X0_Y8_N2 2 " "Info: 3: + IC(1.112 ns) + CELL(0.268 ns) = 2.471 ns; Loc. = IOC_X0_Y8_N2; Fanout = 2; REG Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAOUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.268 ns ( 10.85 % ) " "Info: Total cell delay = 0.268 ns ( 10.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 89.15 % ) " "Info: Total interconnect delay = 2.203 ns ( 89.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[1] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[1] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[1] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[1] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 64 " "Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 memory DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] pin DRAM_DQ\[7\] -5.782 ns " "Info: Slack time is -5.782 ns for clock \"CLOCK_50\" between source memory \"DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\" and destination pin \"DRAM_DQ\[7\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "1.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 1.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "6.782 ns - " "Info: - tco from clock to output pin is 6.782 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.699 ns + Longest memory " "Info: + Longest clock path from clock \"DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source memory is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst\|sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.635 ns) 2.699 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] 3 MEM M4K_X26_Y20 1 " "Info: 3: + IC(0.973 ns) + CELL(0.635 ns) = 2.699 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.53 % ) " "Info: Total cell delay = 0.635 ns ( 23.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 76.47 % ) " "Info: Total interconnect delay = 2.064 ns ( 76.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.232 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] 1 MEM M4K_X26_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 1.212 ns DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAIN\[7\]~8 2 COMB LCCOMB_X27_Y19_N2 1 " "Info: 2: + IC(0.974 ns) + CELL(0.150 ns) = 1.212 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 1; COMB Node = 'DE2_D5M:inst\|Sdram_Control_4Port:u7\|mDATAIN\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(2.662 ns) 6.232 ns DRAM_DQ\[7\] 3 PIN PIN_V7 0 " "Info: 3: + IC(2.358 ns) + CELL(2.662 ns) = 6.232 ns; Loc. = PIN_V7; Fanout = 0; PIN Node = 'DRAM_DQ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 DRAM_DQ[7] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 160 240 421 176 "DRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 46.53 % ) " "Info: Total cell delay = 2.900 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 53.47 % ) " "Info: Total interconnect delay = 3.332 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 {} DRAM_DQ[7] {} } { 0.000ns 0.974ns 2.358ns } { 0.088ns 0.150ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 {} DRAM_DQ[7] {} } { 0.000ns 0.974ns 2.358ns } { 0.088ns 0.150ns 2.662ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 {} DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] {} DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8 {} DRAM_DQ[7] {} } { 0.000ns 0.974ns 2.358ns } { 0.088ns 0.150ns 2.662ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] VGA_R\[7\] 10.263 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"VGA_R\[7\]\" is 10.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 69 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 69; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 32 -328 -160 48 "SW\[17..0\]" "" } { 24 -160 8 40 "sw\[17..0\]" "" } { 616 808 896 632 "SW\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.438 ns) 3.788 ns change_color:inst12\|blue_out\[8\]~4 2 COMB LCCOMB_X29_Y28_N28 4 " "Info: 2: + IC(2.351 ns) + CELL(0.438 ns) = 3.788 ns; Loc. = LCCOMB_X29_Y28_N28; Fanout = 4; COMB Node = 'change_color:inst12\|blue_out\[8\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { SW[0] change_color:inst12|blue_out[8]~4 } "NODE_NAME" } } { "my_files/change_color.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/change_color.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.150 ns) 4.409 ns change_color:inst12\|blue_out\[7\]~8 3 COMB LCCOMB_X30_Y28_N0 6 " "Info: 3: + IC(0.471 ns) + CELL(0.150 ns) = 4.409 ns; Loc. = LCCOMB_X30_Y28_N0; Fanout = 6; COMB Node = 'change_color:inst12\|blue_out\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { change_color:inst12|blue_out[8]~4 change_color:inst12|blue_out[7]~8 } "NODE_NAME" } } { "my_files/change_color.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/change_color.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.420 ns) 5.119 ns change_color:inst12\|red_out\[7\]~5 4 COMB LCCOMB_X30_Y28_N24 1 " "Info: 4: + IC(0.290 ns) + CELL(0.420 ns) = 5.119 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 1; COMB Node = 'change_color:inst12\|red_out\[7\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { change_color:inst12|blue_out[7]~8 change_color:inst12|red_out[7]~5 } "NODE_NAME" } } { "my_files/change_color.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/change_color.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 5.827 ns change_color:inst12\|red_out\[7\]~6 5 COMB LCCOMB_X30_Y28_N2 1 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 5.827 ns; Loc. = LCCOMB_X30_Y28_N2; Fanout = 1; COMB Node = 'change_color:inst12\|red_out\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { change_color:inst12|red_out[7]~5 change_color:inst12|red_out[7]~6 } "NODE_NAME" } } { "my_files/change_color.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/change_color.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(2.788 ns) 10.263 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(1.648 ns) + CELL(2.788 ns) = 10.263 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { change_color:inst12|red_out[7]~6 VGA_R[7] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 624 1080 1256 640 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 50.99 % ) " "Info: Total cell delay = 5.233 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 49.01 % ) " "Info: Total interconnect delay = 5.030 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.263 ns" { SW[0] change_color:inst12|blue_out[8]~4 change_color:inst12|blue_out[7]~8 change_color:inst12|red_out[7]~5 change_color:inst12|red_out[7]~6 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.263 ns" { SW[0] {} SW[0]~combout {} change_color:inst12|blue_out[8]~4 {} change_color:inst12|blue_out[7]~8 {} change_color:inst12|red_out[7]~5 {} change_color:inst12|red_out[7]~6 {} VGA_R[7] {} } { 0.000ns 0.000ns 2.351ns 0.471ns 0.290ns 0.270ns 1.648ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.420ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\] SW\[0\] CLOCK_50 0.337 ns register " "Info: th for register \"DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 0.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { -16 -328 -160 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\] 3 REG LCFF_X43_Y18_N7 5 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y18_N7; Fanout = 5; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.613 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 69 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 69; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf" { { 32 -328 -160 48 "SW\[17..0\]" "" } { 24 -160 8 40 "sw\[17..0\]" "" } { 616 808 896 632 "SW\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.366 ns) 2.613 ns DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\] 2 REG LCFF_X43_Y18_N7 5 " "Info: 2: + IC(1.248 ns) + CELL(0.366 ns) = 2.613 ns; Loc. = LCFF_X43_Y18_N7; Fanout = 5; REG Node = 'DE2_D5M:inst\|I2C_CCD_Config:u8\|senosr_exposure\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { SW[0] DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 52.24 % ) " "Info: Total cell delay = 1.365 ns ( 52.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 47.76 % ) " "Info: Total interconnect delay = 1.248 ns ( 47.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { SW[0] DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { SW[0] {} SW[0]~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.248ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { SW[0] DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { SW[0] {} SW[0]~combout {} DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.248ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 18:31:38 2018 " "Info: Processing ended: Mon Jul 09 18:31:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
