[
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573218",
        "articleTitle": "Multi-core cache hierarchy modeling for host-compiled performance simulation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 38063763700,
                "preferredName": "Parisa Razaghi",
                "firstName": "Parisa",
                "lastName": "Razaghi"
            },
            {
                "id": 37282173200,
                "preferredName": "Andreas Gerstlauer",
                "firstName": "Andreas",
                "lastName": "Gerstlauer"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573213",
        "articleTitle": "Automatic partitioning of behavioral descriptions for high-level synthesis with multiple internal throughputs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37409945500,
                "preferredName": "Benjamin Carrion Schafer",
                "firstName": "Benjamin Carrion",
                "lastName": "Schafer"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573215",
        "articleTitle": "Efficient preemption of loops for dynamic HW/SW partitioning on configurable systems on chip",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37402270500,
                "preferredName": "Marko R\u00f6ssler",
                "firstName": "Marko",
                "lastName": "R\u00f6ssler"
            },
            {
                "id": 37410544400,
                "preferredName": "Jan Langer",
                "firstName": "Jan",
                "lastName": "Langer"
            },
            {
                "id": 37294400200,
                "preferredName": "Ulrich Heinkel",
                "firstName": "Ulrich",
                "lastName": "Heinkel"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573211",
        "articleTitle": "Synthesis and optimization of high-level stream programs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37845721100,
                "preferredName": "Endri Bezati",
                "firstName": "Endri",
                "lastName": "Bezati"
            },
            {
                "id": 38540061700,
                "preferredName": "Simone Casale Brunet",
                "firstName": "Simone Casale",
                "lastName": "Brunet"
            },
            {
                "id": 37324342000,
                "preferredName": "Marco Mattavelli",
                "firstName": "Marco",
                "lastName": "Mattavelli"
            },
            {
                "id": 37371666300,
                "preferredName": "Jom W Janneck",
                "firstName": "Jom W",
                "lastName": "Janneck"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573222",
        "articleTitle": "System synthesis from UML/MARTE models: The PHARAON approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37545352600,
                "preferredName": "H\u00e9ctor Posadas",
                "firstName": "H\u00e9ctor",
                "lastName": "Posadas"
            },
            {
                "id": 37545336300,
                "preferredName": "Pablo Pe\u00f1il",
                "firstName": "Pablo",
                "lastName": "Pe\u00f1il"
            },
            {
                "id": 37072559300,
                "preferredName": "Alejandro Nicol\u00e1s",
                "firstName": "Alejandro",
                "lastName": "Nicol\u00e1s"
            },
            {
                "id": 37375025700,
                "preferredName": "Eugenio Villar",
                "firstName": "Eugenio",
                "lastName": "Villar"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573217",
        "articleTitle": "Scalable high quality hierarchical scheduling",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37072452500,
                "preferredName": "Wei Tang",
                "firstName": "Wei",
                "lastName": "Tang"
            },
            {
                "id": 37326038700,
                "preferredName": "Forrest Brewer",
                "firstName": "Forrest",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573221",
        "articleTitle": "Precision timed infrastructure: Design challenges",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37392280600,
                "preferredName": "David Broman",
                "firstName": "David",
                "lastName": "Broman"
            },
            {
                "id": 38232110800,
                "preferredName": "Michael Zimmer",
                "firstName": "Michael",
                "lastName": "Zimmer"
            },
            {
                "id": 37965832200,
                "preferredName": "Yooseong Kim",
                "firstName": "Yooseong",
                "lastName": "Kim"
            },
            {
                "id": 37072528600,
                "preferredName": "Hokeun Kim",
                "firstName": "Hokeun",
                "lastName": "Kim"
            },
            {
                "id": 37072322900,
                "preferredName": "Jian Cai",
                "firstName": "Jian",
                "lastName": "Cai"
            },
            {
                "id": 37265244500,
                "preferredName": "Aviral Shrivastava",
                "firstName": "Aviral",
                "lastName": "Shrivastava"
            },
            {
                "id": 37292689900,
                "preferredName": "Stephen A. Edwards",
                "firstName": "Stephen A.",
                "lastName": "Edwards"
            },
            {
                "id": 37277525600,
                "preferredName": "Edward A. Lee",
                "firstName": "Edward A.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573219",
        "articleTitle": "Pre- and post-scheduling memory allocation strategies on MPSoCs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 38541439300,
                "preferredName": "Karol Desnos",
                "firstName": "Karol",
                "lastName": "Desnos"
            },
            {
                "id": 37546123600,
                "preferredName": "Maxime Pelcat",
                "firstName": "Maxime",
                "lastName": "Pelcat"
            },
            {
                "id": 37328514100,
                "preferredName": "Jean-Fran\u00e7ois Nezan",
                "firstName": "Jean-Fran\u00e7ois",
                "lastName": "Nezan"
            },
            {
                "id": 37443131400,
                "preferredName": "Slaheddine Aridhi",
                "firstName": "Slaheddine",
                "lastName": "Aridhi"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573210",
        "articleTitle": "System level synthesis of dataflow programs: HEVC decoder case study",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37072580300,
                "preferredName": "Mariem Abid",
                "firstName": "Mariem",
                "lastName": "Abid"
            },
            {
                "id": 38192786800,
                "preferredName": "Khaled Jerbi",
                "firstName": "Khaled",
                "lastName": "Jerbi"
            },
            {
                "id": 37395391500,
                "preferredName": "Micka\u00ebl Raulet",
                "firstName": "Micka\u00ebl",
                "lastName": "Raulet"
            },
            {
                "id": 37328515600,
                "preferredName": "Olivier D\u00e9forges",
                "firstName": "Olivier",
                "lastName": "D\u00e9forges"
            },
            {
                "id": 37299902600,
                "preferredName": "Mohamed Abid",
                "firstName": "Mohamed",
                "lastName": "Abid"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573209",
        "articleTitle": "Partial controller retiming in high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 37072372500,
                "preferredName": "Ryoya Sobue",
                "firstName": "Ryoya",
                "lastName": "Sobue"
            },
            {
                "id": 38289430100,
                "preferredName": "Yuko Hara-Azumi",
                "firstName": "Yuko",
                "lastName": "Hara-Azumi"
            },
            {
                "id": 37265045900,
                "preferredName": "Hiroyuki Tomiyama",
                "firstName": "Hiroyuki",
                "lastName": "Tomiyama"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573214",
        "articleTitle": "From multicore simulation to hardware synthesis using transactions",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": [
            {
                "id": 38557723300,
                "preferredName": "Amine Anane",
                "firstName": "Amine",
                "lastName": "Anane"
            },
            {
                "id": 38185221900,
                "preferredName": "El Mostapha Aboulhamid",
                "firstName": "El Mostapha",
                "lastName": "Aboulhamid"
            }
        ]
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573205",
        "articleTitle": "[Title page]",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573207",
        "articleTitle": "Welcome",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573204",
        "articleTitle": "[Front-cover]",
        "volume": null,
        "issue": null,
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573206",
        "articleTitle": "Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573208",
        "articleTitle": "Session 1: High-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573212",
        "articleTitle": "Session 2: Work-in-Progress",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573216",
        "articleTitle": "Session 3: System-level modelling & synthesis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    },
    {
        "publicationNumber": "6557181",
        "doi": null,
        "publicationYear": "2013",
        "publicationDate": "31 May-1 June 2013",
        "articleNumber": "6573220",
        "articleTitle": "Invited papers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)",
        "authors": []
    }
]