Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sat Oct 18 16:42:06 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[22])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<22>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[23])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[24])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[25])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[26])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<26>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[27])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<27>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[27])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[28])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<28>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[28])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[29])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<29>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[29])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[30])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[30])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[31])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<31>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[31])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    




