;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 121, 100
	SLT 20, @12
	SUB 0, 0
	MOV -7, <-20
	SPL 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 106
	SUB @121, 106
	ADD 210, 62
	ADD -31, <-520
	ADD -31, <-520
	SPL 0
	SUB 0, -2
	SUB <3, @2
	SUB 20, @52
	JMP 121, 100
	SUB 100, 0
	SLT 210, 31
	ADD 210, 31
	SLT 210, 31
	MOV <0, @2
	SUB @121, 103
	SLT 210, 31
	CMP @121, 106
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	ADD 100, 0
	ADD -1, <-20
	SUB 100, 0
	SUB 106, 0
	SLT #870, <0
	ADD #870, <0
	SUB 6, -402
	SUB @121, 103
	SUB @121, 106
	DJN -1, @-20
	SUB #12, @20
	SUB 12, @10
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
