#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2497b00 .scope module, "CircuitBehavioral" "CircuitBehavioral" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
o0x7f89a1ca8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x24aa2d0_0 .net "a", 0 0, o0x7f89a1ca8018;  0 drivers
o0x7f89a1ca8048 .functor BUFZ 1, C4<z>; HiZ drive
v0x24bc3e0_0 .net "b", 0 0, o0x7f89a1ca8048;  0 drivers
o0x7f89a1ca8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x24bc4a0_0 .net "c", 0 0, o0x7f89a1ca8078;  0 drivers
v0x24bc570_0 .var "d", 0 0;
v0x24bc630_0 .var "e", 0 0;
E_0x24a9180 .event edge, v0x24bc4a0_0, v0x24bc3e0_0, v0x24aa2d0_0;
S_0x2497650 .scope module, "CircuitDataflow" "CircuitDataflow" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
o0x7f89a1ca8258 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f89a1ca8288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x24bd3f0 .functor AND 1, o0x7f89a1ca8258, o0x7f89a1ca8288, C4<1>, C4<1>;
o0x7f89a1ca82b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x24bd4e0 .functor NOT 1, o0x7f89a1ca82b8, C4<0>, C4<0>, C4<0>;
L_0x24bd5b0 .functor OR 1, L_0x24bd3f0, L_0x24bd4e0, C4<0>, C4<0>;
L_0x24bd6f0 .functor NOT 1, o0x7f89a1ca82b8, C4<0>, C4<0>, C4<0>;
v0x24bc7e0_0 .net *"_s0", 0 0, L_0x24bd3f0;  1 drivers
v0x24bc8e0_0 .net *"_s2", 0 0, L_0x24bd4e0;  1 drivers
v0x24bc9c0_0 .net "a", 0 0, o0x7f89a1ca8258;  0 drivers
v0x24bca60_0 .net "b", 0 0, o0x7f89a1ca8288;  0 drivers
v0x24bcb20_0 .net "c", 0 0, o0x7f89a1ca82b8;  0 drivers
v0x24bcc30_0 .net "d", 0 0, L_0x24bd5b0;  1 drivers
v0x24bccf0_0 .net "e", 0 0, L_0x24bd6f0;  1 drivers
S_0x24aa070 .scope module, "CircuitStruct" "CircuitStruct" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
o0x7f89a1ca8438 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f89a1ca8468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x24bd7b0 .functor AND 1, o0x7f89a1ca8438, o0x7f89a1ca8468, C4<1>, C4<1>;
o0x7f89a1ca8498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x24bd880 .functor NOT 1, o0x7f89a1ca8498, C4<0>, C4<0>, C4<0>;
L_0x24bd950 .functor OR 1, L_0x24bd7b0, L_0x24bd880, C4<0>, C4<0>;
v0x24bce50_0 .net "a", 0 0, o0x7f89a1ca8438;  0 drivers
v0x24bcf30_0 .net "b", 0 0, o0x7f89a1ca8468;  0 drivers
v0x24bcff0_0 .net "c", 0 0, o0x7f89a1ca8498;  0 drivers
v0x24bd0c0_0 .net "d", 0 0, L_0x24bd950;  1 drivers
v0x24bd180_0 .net "e", 0 0, L_0x24bd880;  1 drivers
v0x24bd290_0 .net "w1", 0 0, L_0x24bd7b0;  1 drivers
    .scope S_0x2497b00;
T_0 ;
    %wait E_0x24a9180;
    %load/vec4 v0x24aa2d0_0;
    %load/vec4 v0x24bc3e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24bc4a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x24bc630_0, 0, 1;
    %store/vec4 v0x24bc570_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x24bc630_0, 0, 1;
    %store/vec4 v0x24bc570_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x24bc630_0, 0, 1;
    %store/vec4 v0x24bc570_0, 0, 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "BasicCircuit.v";
