irun(64): 13.10-s011: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	irun(64)	13.10-s011: Started on Sep 03, 2015 at 16:40:25 CST
irun
	-uvm
	-64bit
	-access rwc
	-status
	-top top
	+UVM_TESTNAME=apb_1w1r_test
	+UVM_VERBOSITY=UVM_DEBUG
	-covoverwrite
	-coverage b:u
	+nccoverage+functional
	+notchkmsg
	+notimingchecks
	+no_notifier
	+define+SVA
	+incdir+../../smtdv_common
	+incdir+../
	+incdir+../test
	+incdir+../seq
	+incdir+../v
	+incdir+./
	+incdir+../../../dpi/sqlite3
	+incdir+../../../dpi/stl
	../../smtdv_common/smtdv_common_pkg.sv
	../../../dpi/sqlite3/smtdv_sqlite3_pkg.sv
	../../../dpi/stl/smtdv_stl_pkg.sv
	../apb_pkg.sv
	../test/apb_top.sv
	-sv
	../v/dut_apb_1m2s.v
	-sv_lib ../../../dpi/sqlite3/dpi_smtdv_lib.so
	-sv_lib ../../../dpi/stl/dpi_smtdv_stl.so
	-input simvision.tcl
	-batch

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_DEBUG

Recompiling... reason: file '../v/dut_apb_1m2s.v' is newer than expected.
	expected: Thu Sep  3 16:11:14 2015
	actual:   Thu Sep  3 16:40:07 2015
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /stec/apps/cadence/INCISIV13.10.011/tools/uvm
ncvlog: Memory Usage - 17.9M program + 45.1M data = 62.9M total
ncvlog: CPU Usage - 0.1s system + 1.0s user = 1.1s total (1.2s, 90.4% cpu)
file: ../v/dut_apb_1m2s.v
	module worklib.dut_1m2s:v
		errors: 0, warnings: 0
ncvlog: Memory Usage - 17.9M program + 38.8M data = 56.6M total
ncvlog: CPU Usage - 0.1s system + 0.3s user = 0.4s total (0.5s, 80.2% cpu)
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		uvm_pkg
		$unit_0x446e868a
		smtdv_common_pkg
		smtdv_sqlite3_pkg
		smtdv_stl_pkg
		apb_pkg
		top
ncelab: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block functional
	Generating native compiled code:
		worklib.dut_1m2s:v <0x140c9328>
			streams:   3, words:  1507
	Building instance specific data structures.
ncelab: *W,CGDOGV: The target goal, by default, is set as 100.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       5       7
		Interfaces:                    7       4
		Verilog packages:              5       5
		Registers:                 19038   11454
		Scalar wires:                 44       -
		Expanded wires:               16       1
		Vectored wires:                9       -
		Named events:                  7      13
		Always blocks:                45      27
		Initial blocks:              454     182
		Clocking blocks:               6       2
		Clocking items:               60      20
		Parallel blocks:              58      45
		Cont. assignments:             6      10
		Pseudo assignments:            8       8
		Assertions:                   11      10
		Covergroup Instances:          0       1
		Compilation units:             1       1
		SV Class declarations:       255     371
		SV Class specializations:    551     551
		Simulation timescale:       10ps
	Writing initial simulation snapshot: worklib.top:sv
ncelab: Memory Usage - 44.0M program + 119.2M data = 163.2M total (Peak 164.4M)
ncelab: CPU Usage - 0.7s system + 2.1s user = 2.8s total (2.7s, 100.0% cpu)
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
*Verdi3* Loading libsscore_ius131.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /stec/apps/cadence/INCISIV13.10.011/tools/inca/files/ncsimrc
ncsim> source /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/files/tcl/uvm_sim.tcl
ncsim> database -open waves -shm -statement
ncsim: *W,DBSPE2: The database -statement option will have an adverse performance impact. The +linedebug command line option must be specified when probing statements.
Created SHM database waves
ncsim> probe -create -all -depth all
Created probe 1
ncsim> 
ncsim> run
ncsim: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
----------------------------------------------------------------
CDNS-UVM-1.1d (13.10-s011)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../../smtdv_common/smtdv_gen_rst_if.sv(29) @ 0: reporter [apb_rst_if] Power-On Reset Initialized ...
UVM_INFO @ 0: reporter [RNTST] Running test apb_1w1r_test...
UVM_WARNING ../../smtdv_common/smtdv_monitor.sv(30) @ 0: apb_rst_model_rst_mon [NOTHREADHANDLER] thread handler create fail: apb_rst_model_rst_mon
UVM_WARNING ..//apb_monitor.sv(55) @ 0: uvm_test_top.master_agent[0].mon [NOSEQR] slave sequencer must be set for: uvm_test_top.master_agent[0].mon.seqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=apb_rst_model_rst_mon
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0]
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].drv
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].drv.rsp_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].drv.seq_item_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].drv.smtdv_driver_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].mon
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].mon.item_asserted_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].mon.item_collected_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].mon.smtdv_monitor_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.req_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.req_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.req_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.req_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.req_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.rsp_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.seq_item_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo.analysis_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.master_agent[0].seqr.sqr_rsp_analysis_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0]
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].drv
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].drv.rsp_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].drv.seq_item_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].drv.smtdv_driver_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr.analysis_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].fifo_mon_sqr.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].mon
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].mon.item_asserted_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].mon.item_collected_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.mon_get_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.req_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.req_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.req_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.req_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.req_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.rsp_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.seq_item_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo.analysis_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[0].seqr.sqr_rsp_analysis_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1]
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].drv
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].drv.rsp_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].drv.seq_item_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].drv.smtdv_driver_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr.analysis_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].fifo_mon_sqr.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].mon
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].mon.item_asserted_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].mon.item_collected_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.mon_get_port
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.req_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.req_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.req_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.req_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.req_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.rsp_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.seq_item_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo.analysis_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo.get_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo.get_peek_export
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo.put_ap
UVM_INFO ../../smtdv_common/smtdv_reset_model.sv(280) @ 0: reporter [apb_rst_model] Get comp_name=uvm_test_top.slave_agent[1].seqr.sqr_rsp_analysis_fifo.put_export
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: apb_rst_model_rst_mon [apb_rst_model_rst_mon] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0].drv.smtdv_driver_threads [uvm_test_top.master_agent[0].drv.smtdv_driver_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0].drv [uvm_test_top.master_agent[0].drv] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0].mon [uvm_test_top.master_agent[0].mon] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0].seqr [uvm_test_top.master_agent[0].seqr] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.master_agent[0] [uvm_test_top.master_agent[0]] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0].drv.smtdv_driver_threads [uvm_test_top.slave_agent[0].drv.smtdv_driver_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0].drv [uvm_test_top.slave_agent[0].drv] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0].mon [uvm_test_top.slave_agent[0].mon] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0].seqr [uvm_test_top.slave_agent[0].seqr] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[0] [uvm_test_top.slave_agent[0]] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1].drv.smtdv_driver_threads [uvm_test_top.slave_agent[1].drv.smtdv_driver_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1].drv [uvm_test_top.slave_agent[1].drv] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1].mon [uvm_test_top.slave_agent[1].mon] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1].seqr [uvm_test_top.slave_agent[1].seqr] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top.slave_agent[1] [uvm_test_top.slave_agent[1]] The initial "resetn" flag has been set to 0
UVM_INFO ../../smtdv_common/smtdv_component.sv(57) @ 0: uvm_test_top [uvm_test_top] The initial "resetn" flag has been set to 0
---------------------------------------------------------------------
Name                         Type                        Size  Value 
---------------------------------------------------------------------
uvm_test_top                 apb_1w1r_test               -     @4396 
  master_agent[0]            uvm_agent                   -     @5489 
    drv                      uvm_driver #(REQ,RSP)       -     @5867 
      rsp_port               uvm_analysis_port           -     @6969 
      seq_item_port          uvm_seq_item_pull_port      -     @6895 
      smtdv_driver_threads   uvm_component               -     @6822 
        resetn               integral                    1     'h0   
        thread_q             da(object)                  1     -     
          [0]                <unknown>                   -     @7059 
      resetn                 integral                    1     'h0   
    mon                      uvm_monitor                 -     @533  
      item_asserted_port     uvm_analysis_port           -     @5819 
      item_collected_port    uvm_analysis_port           -     @5745 
      smtdv_monitor_threads  uvm_component               -     @57   
        resetn               integral                    1     'h0   
        thread_q             da(object)                  5     -     
          [0]                <unknown>                   -     @7114 
          [1]                <unknown>                   -     @7118 
          [2]                <unknown>                   -     @7122 
          [3]                <unknown>                   -     @7126 
          [4]                <unknown>                   -     @7131 
      resetn                 integral                    1     'h0   
    seqr                     uvm_sequencer               -     @5573 
      rsp_export             uvm_analysis_export         -     @5950 
      seq_item_export        uvm_seq_item_pull_imp       -     @6774 
      resetn                 integral                    1     'h0   
      arbitration_queue      array                       0     -     
      lock_queue             array                       0     -     
      num_last_reqs          integral                    32    'd1   
      num_last_rsps          integral                    32    'd1   
    resetn                   integral                    1     'h0   
  slave_agent[0]             uvm_agent                   -     @4490 
    drv                      uvm_driver #(REQ,RSP)       -     @7396 
      rsp_port               uvm_analysis_port           -     @8561 
      seq_item_port          uvm_seq_item_pull_port      -     @8488 
      smtdv_driver_threads   uvm_component               -     @8416 
        resetn               integral                    1     'h0   
        thread_q             da(object)                  1     -     
          [0]                <unknown>                   -     @8668 
      resetn                 integral                    1     'h0   
    fifo_mon_sqr             uvm_tlm_analysis_fifo #(T)  -     @4534 
      analysis_export        uvm_analysis_imp            -     @4907 
      get_ap                 uvm_analysis_port           -     @4832 
      get_peek_export        uvm_get_peek_imp            -     @4684 
      put_ap                 uvm_analysis_port           -     @4758 
      put_export             uvm_put_imp                 -     @4608 
    mon                      uvm_monitor                 -     @7205 
      item_asserted_port     uvm_analysis_port           -     @7348 
      item_collected_port    uvm_analysis_port           -     @7275 
      smtdv_monitor_threads  uvm_component               -     @8707 
        resetn               integral                    1     'h0   
        thread_q             da(object)                  5     -     
          [0]                <unknown>                   -     @8747 
          [1]                <unknown>                   -     @8749 
          [2]                <unknown>                   -     @8751 
          [3]                <unknown>                   -     @8753 
          [4]                <unknown>                   -     @8756 
      resetn                 integral                    1     'h0   
    seqr                     uvm_sequencer               -     @49   
      mon_get_port           uvm_blocking_get_port       -     @8370 
      rsp_export             uvm_analysis_export         -     @7476 
      seq_item_export        uvm_seq_item_pull_imp       -     @8296 
      resetn                 integral                    1     'h0   
      arbitration_queue      array                       0     -     
      lock_queue             array                       0     -     
      num_last_reqs          integral                    32    'd1   
      num_last_rsps          integral                    32    'd1   
    resetn                   integral                    1     'h0   
  slave_agent[1]             uvm_agent                   -     @5001 
    drv                      uvm_driver #(REQ,RSP)       -     @9019 
      rsp_port               uvm_analysis_port           -     @10182
      seq_item_port          uvm_seq_item_pull_port      -     @10109
      smtdv_driver_threads   uvm_component               -     @10036
        resetn               integral                    1     'h0   
        thread_q             da(object)                  1     -     
          [0]                <unknown>                   -     @10289
      resetn                 integral                    1     'h0   
    fifo_mon_sqr             uvm_tlm_analysis_fifo #(T)  -     @5045 
      analysis_export        uvm_analysis_imp            -     @5410 
      get_ap                 uvm_analysis_port           -     @5336 
      get_peek_export        uvm_get_peek_imp            -     @5190 
      put_ap                 uvm_analysis_port           -     @5263 
      put_export             uvm_put_imp                 -     @5117 
    mon                      uvm_monitor                 -     @8830 
      item_asserted_port     uvm_analysis_port           -     @8972 
      item_collected_port    uvm_analysis_port           -     @8899 
      smtdv_monitor_threads  uvm_component               -     @10329
        resetn               integral                    1     'h0   
        thread_q             da(object)                  5     -     
          [0]                <unknown>                   -     @10368
          [1]                <unknown>                   -     @10370
          [2]                <unknown>                   -     @10372
          [3]                <unknown>                   -     @10374
          [4]                <unknown>                   -     @10377
      resetn                 integral                    1     'h0   
    seqr                     uvm_sequencer               -     @9    
      mon_get_port           uvm_blocking_get_port       -     @9992 
      rsp_export             uvm_analysis_export         -     @9099 
      seq_item_export        uvm_seq_item_pull_imp       -     @9919 
      resetn                 integral                    1     'h0   
      arbitration_queue      array                       0     -     
      lock_queue             array                       0     -     
      num_last_reqs          integral                    32    'd1   
      num_last_rsps          integral                    32    'd1   
    resetn                   integral                    1     'h0   
  resetn                     integral                    1     'h0   
---------------------------------------------------------------------
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1391) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] Starting default sequence 'uvm_sequence_item' for phase 'run'
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] start to run thread "apb_collect_write_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] start to run thread "apb_collect_read_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] start to run thread "apb_collect_stop_signal" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] start to run thread "apb_collect_cover_group" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] start to run thread "apb_export_collected_items" in run thread queue
UVM_INFO ..//apb_monitor_threads.sv(92) @ 0: reporter [uvm_test_top.slave_agent[1].mon] "uvm_test_top.slave_agent[1].mon"
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[1].drv.smtdv_driver_threads [uvm_test_top.slave_agent[1].drv.smtdv_driver_threads] start to run thread "apb_slave_drive_items" in run thread queue
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1391) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] Starting default sequence 'uvm_sequence_item' for phase 'run'
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_write_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_read_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_stop_signal" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_cover_group" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_export_collected_items" in run thread queue
UVM_INFO ..//apb_monitor_threads.sv(92) @ 0: reporter [uvm_test_top.slave_agent[0].mon] "uvm_test_top.slave_agent[0].mon"
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.slave_agent[0].drv.smtdv_driver_threads [uvm_test_top.slave_agent[0].drv.smtdv_driver_threads] start to run thread "apb_slave_drive_items" in run thread queue
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1391) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] Starting default sequence 'apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH)' for phase 'run'
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_write_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_read_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_stop_signal" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_collect_cover_group" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] start to run thread "apb_export_collected_items" in run thread queue
UVM_INFO ..//apb_monitor_threads.sv(92) @ 0: reporter [uvm_test_top.master_agent[0].mon] "uvm_test_top.master_agent[0].mon"
UVM_INFO ../../smtdv_common/smtdv_thread_handler.sv(58) @ 0: uvm_test_top.master_agent[0].drv.smtdv_driver_threads [uvm_test_top.master_agent[0].drv.smtdv_driver_threads] start to run thread "apb_master_drive_items" in run thread queue
UVM_INFO ../../smtdv_common/smtdv_sequence.sv(28) @ 0: uvm_test_top.slave_agent[1].seqr@@<unknown> [uvm_test_top.slave_agent[1].seqr.<unknown>.pre_body()] raise objection in phase: run
UVM_INFO ../../smtdv_common/smtdv_sequence.sv(28) @ 0: uvm_test_top.slave_agent[0].seqr@@<unknown> [uvm_test_top.slave_agent[0].seqr.<unknown>.pre_body()] raise objection in phase: run
UVM_INFO ../../smtdv_common/smtdv_sequence.sv(28) @ 0: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH) [uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).pre_body()] raise objection in phase: run
----------------------------------------------------------
0 Running sequence : [apb_master_1w1r_seq]  !
----------------------------------------------------------
UVM_WARNING @ 0: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH) [uvm_sequence_base] Body definition undefined
----------------------------------------------------------
0 Running sequence : [apb_master_1w_seq]  !
----------------------------------------------------------
UVM_INFO ../seq/apb_master_seqs.sv(36) @ 0: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).wseq [apb_master_1w_seq #(ADDR_WIDTH, DATA_WIDTH)] starting seq ... 
UVM_INFO ../seq/apb_master_seqs.sv(44) @ 0: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).wseq [apb_master_1w_seq #(ADDR_WIDTH, DATA_WIDTH)] 
--------------------------------------------------
Name           Type               Size  Value     
--------------------------------------------------
item           uvm_sequence_item  -     @12158    
  mod_t        mod_type_t         1     MASTER    
  trs_t        trs_type_t         1     WR        
  run_t        run_type_t         2     NORMAL    
  bg_cyc       integral           64    'h0       
  ed_cyc       integral           64    'h0       
  addr         integral           32    'h10000000
  data         da(integral)       2     -         
    [0]        integral           8     'hb8      
    [1]        integral           8     'h34      
  rsp          trx_rsp_t          1     ERR       
  psel_L2H     integral           32    'h1       
  penable_L2H  integral           32    'h8       
  pready_L2H   integral           32    'h4       
--------------------------------------------------

UVM_WARNING @ 0: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).wseq [uvm_sequence_base] Body definition undefined
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=3059) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_reset' (id=11285) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=3142) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.reset' (id=11327) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=3225) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_reset' (id=11369) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=3308) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_configure' (id=11411) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=3391) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.configure' (id=11453) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=3474) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_configure' (id=11495) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=3557) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_main' (id=11537) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=3640) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.main' (id=11579) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=3723) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_main' (id=11621) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=3806) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_shutdown' (id=11663) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=3889) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 0: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.shutdown' (id=11705) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1720) @ 16600: reporter [PH_JUMPB] jumping backward to phase reset
UVM_INFO ../../smtdv_common/smtdv_reset_monitor.sv(66) @ 16600: apb_rst_model_rst_mon [apb_rst_model_rst_mon] wating for PWR RESET deasserted ...
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1200) @ 16600: reporter [PH/TRC/EXE/JUMP] Phase 'apb_rst_model_domain.uvm_sched.post_shutdown' (id=11747) PHASE EXIT ON JUMP REQUEST
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1326) @ 16600: reporter [PH_JUMP] phase post_shutdown (schedule uvm_sched, domain apb_rst_model_domain) is jumping to phase reset
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 16600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 16600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 16600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO ../../smtdv_common/smtdv_reset_monitor.sv(79) @ 16600: apb_rst_model_rst_mon [apb_rst_model_rst_mon] Detect RESET asserted ...
UVM_INFO ../../smtdv_common/smtdv_gen_rst_if.sv(42) @ 26600: reporter [apb_rst_if] Power-On Reset Released ...
UVM_INFO ../../smtdv_common/smtdv_reset_monitor.sv(86) @ 26600: apb_rst_model_rst_mon [apb_rst_model_rst_mon] Detect RESET deasserted ...
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1211) @ 26600: reporter [PH/TRC/EXE/ALLDROP] Phase 'apb_rst_model_domain.uvm_sched.reset' (id=11327) PHASE EXIT ALL_DROPPED
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.reset' (id=11327) PHASE READY TO END
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: apb_rst_model_rst_mon [apb_rst_model_rst_mon] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0].drv.smtdv_driver_threads [uvm_test_top.master_agent[0].drv.smtdv_driver_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0].drv [uvm_test_top.master_agent[0].drv] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0].mon.smtdv_monitor_threads [uvm_test_top.master_agent[0].mon.smtdv_monitor_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0].mon [uvm_test_top.master_agent[0].mon] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0].seqr [uvm_test_top.master_agent[0].seqr] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.master_agent[0] [uvm_test_top.master_agent[0]] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0].drv.smtdv_driver_threads [uvm_test_top.slave_agent[0].drv.smtdv_driver_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0].drv [uvm_test_top.slave_agent[0].drv] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0].mon [uvm_test_top.slave_agent[0].mon] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0].seqr [uvm_test_top.slave_agent[0].seqr] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[0] [uvm_test_top.slave_agent[0]] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1].drv.smtdv_driver_threads [uvm_test_top.slave_agent[1].drv.smtdv_driver_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1].drv [uvm_test_top.slave_agent[1].drv] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads [uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1].mon [uvm_test_top.slave_agent[1].mon] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1].seqr [uvm_test_top.slave_agent[1].seqr] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top.slave_agent[1] [uvm_test_top.slave_agent[1]] Detect a PWR_RST
UVM_INFO ../../smtdv_common/smtdv_component.sv(145) @ 26600: uvm_test_top [uvm_test_top] Detect a PWR_RST
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_reset' (id=11369) PHASE READY TO END
UVM_INFO ../../smtdv_common/smtdv_reset_monitor.sv(68) @ 26600: apb_rst_model_rst_mon [apb_rst_model_rst_mon] Detect PWR RESET deasserted ...
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
----------------------------------------------------------
266 Running sequence : [apb_master_base_seq]  !
----------------------------------------------------------
UVM_INFO ../seq/apb_master_seqs.sv(63) @ 26600: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).rseq [apb_master_1r_seq #(ADDR_WIDTH, DATA_WIDTH)] starting seq ... 
UVM_INFO ../seq/apb_master_seqs.sv(71) @ 26600: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).rseq [apb_master_1r_seq #(ADDR_WIDTH, DATA_WIDTH)] 
--------------------------------------------------
Name           Type               Size  Value     
--------------------------------------------------
item           uvm_sequence_item  -     @12072    
  mod_t        mod_type_t         1     MASTER    
  trs_t        trs_type_t         1     RD        
  run_t        run_type_t         2     NORMAL    
  bg_cyc       integral           64    'h0       
  ed_cyc       integral           64    'h0       
  addr         integral           32    'h10000000
  data         da(integral)       2     -         
    [0]        integral           8     'hc       
    [1]        integral           8     'h65      
  rsp          trx_rsp_t          1     OK        
  psel_L2H     integral           32    'h9       
  penable_L2H  integral           32    'h4       
  pready_L2H   integral           32    'h5       
--------------------------------------------------

UVM_WARNING @ 26600: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).rseq [uvm_sequence_base] Body definition undefined
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_configure' (id=11411) PHASE READY TO END
UVM_INFO ../../smtdv_common/smtdv_sequence.sv(52) @ 26600: uvm_test_top.master_agent[0].seqr@@apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH) [uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).post_body()] drop objection in phase: run
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.configure' (id=11453) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_configure' (id=11495) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_main' (id=11537) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.main' (id=11579) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_main' (id=11621) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.pre_shutdown' (id=11663) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 26600: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.shutdown' (id=11705) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[1].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.slave_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/seq/uvm_sequencer_base.svh(1385) @ 26600: uvm_test_top.master_agent[0].seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO ../seq/apb_slave_seqs.sv(50) @ 28000: uvm_test_top.slave_agent[0].seqr@@<unknown> [uvm_sequence_item] get monitor collected item
---------------------------------------------------
Name            Type               Size  Value     
---------------------------------------------------
apb_write_item  uvm_sequence_item  -     @12593    
  mod_t         mod_type_t         1     MASTER    
  trs_t         trs_type_t         1     WR        
  run_t         run_type_t         2     NORMAL    
  bg_cyc        integral           64    'h1c      
  ed_cyc        integral           64    'h0       
  addr          integral           32    'h10000000
  data          da(integral)       4     -         
    [0]         integral           8     'hb8      
    [1]         integral           8     'h34      
    [2]         integral           8     'h0       
    [3]         integral           8     'h0       
  rsp           trx_rsp_t          1     OK        
  psel_L2H      integral           32    'h0       
  penable_L2H   integral           32    'h0       
  pready_L2H    integral           32    'h0       
  begin_time    time               64    28000     
---------------------------------------------------

UVM_INFO ..//apb_monitor_threads.sv(182) @ 29000: reporter [uvm_test_top.slave_agent[0].mon] try collect write item
---------------------------------------------------
Name            Type               Size  Value     
---------------------------------------------------
apb_write_item  uvm_sequence_item  -     @12593    
  mod_t         mod_type_t         1     MASTER    
  trs_t         trs_type_t         1     WR        
  run_t         run_type_t         2     NORMAL    
  bg_cyc        integral           64    'h1c      
  ed_cyc        integral           64    'h1d      
  addr          integral           32    'h10000000
  data          da(integral)       4     -         
    [0]         integral           8     'hb8      
    [1]         integral           8     'h34      
    [2]         integral           8     'h0       
    [3]         integral           8     'h0       
  rsp           trx_rsp_t          1     OK        
  psel_L2H      integral           32    'h0       
  penable_L2H   integral           32    'h0       
  pready_L2H    integral           32    'h0       
  begin_time    time               64    28000     
  end_time      time               64    29000     
---------------------------------------------------

UVM_INFO ..//apb_monitor_threads.sv(182) @ 29000: reporter [uvm_test_top.master_agent[0].mon] try collect write item
---------------------------------------------------
Name            Type               Size  Value     
---------------------------------------------------
apb_write_item  uvm_sequence_item  -     @12709    
  mod_t         mod_type_t         1     MASTER    
  trs_t         trs_type_t         1     WR        
  run_t         run_type_t         2     NORMAL    
  bg_cyc        integral           64    'h1c      
  ed_cyc        integral           64    'h1d      
  addr          integral           32    'h10000000
  data          da(integral)       4     -         
    [0]         integral           8     'hb8      
    [1]         integral           8     'h34      
    [2]         integral           8     'h0       
    [3]         integral           8     'h0       
  rsp           trx_rsp_t          1     OK        
  psel_L2H      integral           32    'h0       
  penable_L2H   integral           32    'h0       
  pready_L2H    integral           32    'h0       
  begin_time    time               64    28000     
  end_time      time               64    29000     
---------------------------------------------------

UVM_INFO ..//apb_slave_driver_threads.sv(42) @ 29500: reporter [uvm_test_top.slave_agent[0].drv] try respone write item

UVM_INFO ..//apb_master_driver_threads.sv(47) @ 29500: reporter [uvm_test_top.master_agent[0].drv] try do write item 
--------------------------------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
req                            uvm_sequence_item  -     @12178                                                                              
  mod_t                        mod_type_t         1     MASTER                                                                              
  trs_t                        trs_type_t         1     WR                                                                                  
  run_t                        run_type_t         2     NORMAL                                                                              
  bg_cyc                       integral           64    'h0                                                                                 
  ed_cyc                       integral           64    'h0                                                                                 
  addr                         integral           32    'h10000000                                                                          
  data                         da(integral)       2     -                                                                                   
    [0]                        integral           8     'hb8                                                                                
    [1]                        integral           8     'h34                                                                                
  rsp                          trx_rsp_t          1     ERR                                                                                 
  psel_L2H                     integral           32    'h1                                                                                 
  penable_L2H                  integral           32    'h8                                                                                 
  pready_L2H                   integral           32    'h4                                                                                 
  begin_time                   time               64    26600                                                                               
  end_time                     time               64    26600                                                                               
  depth                        int                32    'd3                                                                                 
  parent sequence (name)       string             4     wseq                                                                                
  parent sequence (full name)  string             84    uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).wseq
  sequencer                    string             33    uvm_test_top.master_agent[0].seqr                                                   
--------------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO ../seq/apb_slave_seqs.sv(50) @ 31000: uvm_test_top.slave_agent[0].seqr@@<unknown> [uvm_sequence_item] get monitor collected item
--------------------------------------------------
Name           Type               Size  Value     
--------------------------------------------------
apb_read_item  uvm_sequence_item  -     @12595    
  mod_t        mod_type_t         1     MASTER    
  trs_t        trs_type_t         1     RD        
  run_t        run_type_t         2     FORCE     
  bg_cyc       integral           64    'h1f      
  ed_cyc       integral           64    'h0       
  addr         integral           32    'h10000000
  data         da(integral)       0     -         
  rsp          trx_rsp_t          1     OK        
  psel_L2H     integral           32    'h0       
  penable_L2H  integral           32    'h0       
  pready_L2H   integral           32    'h0       
  begin_time   time               64    31000     
--------------------------------------------------

UVM_INFO ..//apb_slave_driver_threads.sv(52) @ 32500: reporter [uvm_test_top.slave_agent[0].drv] try respone read item

UVM_INFO ..//apb_master_driver_threads.sv(62) @ 32500: reporter [uvm_test_top.master_agent[0].drv] try do read item 
--------------------------------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
req                            uvm_sequence_item  -     @12594                                                                              
  mod_t                        mod_type_t         1     MASTER                                                                              
  trs_t                        trs_type_t         1     RD                                                                                  
  run_t                        run_type_t         2     NORMAL                                                                              
  bg_cyc                       integral           64    'h0                                                                                 
  ed_cyc                       integral           64    'h0                                                                                 
  addr                         integral           32    'h10000000                                                                          
  data                         da(integral)       2     -                                                                                   
    [0]                        integral           8     'hc                                                                                 
    [1]                        integral           8     'h65                                                                                
  rsp                          trx_rsp_t          1     OK                                                                                  
  psel_L2H                     integral           32    'h9                                                                                 
  penable_L2H                  integral           32    'h4                                                                                 
  pready_L2H                   integral           32    'h5                                                                                 
  begin_time                   time               64    26600                                                                               
  end_time                     time               64    26600                                                                               
  depth                        int                32    'd3                                                                                 
  parent sequence (name)       string             4     rseq                                                                                
  parent sequence (full name)  string             84    uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).rseq
  sequencer                    string             33    uvm_test_top.master_agent[0].seqr                                                   
--------------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO ..//apb_monitor_threads.sv(235) @ 33000: reporter [uvm_test_top.slave_agent[0].mon] try collect read item
--------------------------------------------------
Name           Type               Size  Value     
--------------------------------------------------
apb_read_item  uvm_sequence_item  -     @12595    
  mod_t        mod_type_t         1     MASTER    
  trs_t        trs_type_t         1     RD        
  run_t        run_type_t         2     FORCE     
  bg_cyc       integral           64    'h1f      
  ed_cyc       integral           64    'h20      
  addr         integral           32    'h10000000
  data         da(integral)       4     -         
    [0]        integral           8     'hb8      
    [1]        integral           8     'h34      
    [2]        integral           8     'h0       
    [3]        integral           8     'h0       
  rsp          trx_rsp_t          1     OK        
  psel_L2H     integral           32    'h0       
  penable_L2H  integral           32    'h0       
  pready_L2H   integral           32    'h0       
  begin_time   time               64    31000     
  end_time     time               64    32000     
--------------------------------------------------

UVM_INFO ..//apb_monitor_threads.sv(235) @ 33000: reporter [uvm_test_top.master_agent[0].mon] try collect read item
--------------------------------------------------
Name           Type               Size  Value     
--------------------------------------------------
apb_read_item  uvm_sequence_item  -     @12941    
  mod_t        mod_type_t         1     MASTER    
  trs_t        trs_type_t         1     RD        
  run_t        run_type_t         2     FORCE     
  bg_cyc       integral           64    'h1f      
  ed_cyc       integral           64    'h20      
  addr         integral           32    'h10000000
  data         da(integral)       4     -         
    [0]        integral           8     'hb8      
    [1]        integral           8     'h34      
    [2]        integral           8     'h0       
    [3]        integral           8     'h0       
  rsp          trx_rsp_t          1     OK        
  psel_L2H     integral           32    'h0       
  penable_L2H  integral           32    'h0       
  pready_L2H   integral           32    'h0       
  begin_time   time               64    31000     
  end_time     time               64    32000     
--------------------------------------------------

UVM_INFO ..//apb_monitor_threads.sv(148) @ 132000: reporter [uvm_test_top.slave_agent[1].mon] try collect finish signal

UVM_INFO ..//apb_monitor_threads.sv(148) @ 132000: reporter [uvm_test_top.slave_agent[0].mon] try collect finish signal

UVM_INFO ../seq/apb_slave_seqs.sv(73) @ 132000: uvm_test_top.slave_agent[1].seqr@@<unknown> [uvm_test_top.slave_agent[1].seqr] try collected finish signal

UVM_INFO ../seq/apb_slave_seqs.sv(73) @ 132000: uvm_test_top.slave_agent[0].seqr@@<unknown> [uvm_test_top.slave_agent[0].seqr] try collected finish signal

UVM_INFO ../../smtdv_common/smtdv_sequence.sv(52) @ 132000: uvm_test_top.slave_agent[1].seqr@@<unknown> [uvm_test_top.slave_agent[1].seqr.<unknown>.post_body()] drop objection in phase: run
UVM_INFO ../../smtdv_common/smtdv_sequence.sv(52) @ 132000: uvm_test_top.slave_agent[0].seqr@@<unknown> [uvm_test_top.slave_agent[0].seqr.<unknown>.post_body()] drop objection in phase: run
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_objection.svh(1245) @ 232000: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_objection.svh(1268) @ 232000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1211) @ 232000: reporter [PH/TRC/EXE/ALLDROP] Phase 'common.run' (id=2510) PHASE EXIT ALL_DROPPED
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 232000: reporter [PH_READY_TO_END] Phase 'common.run' (id=2510) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 232000: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=3972) PHASE READY TO END
UVM_INFO /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_phase.svh(1227) @ 232000: reporter [PH_READY_TO_END] Phase 'apb_rst_model_domain.uvm_sched.post_shutdown' (id=11747) PHASE READY TO END

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

Quit count :     0 of     2
** Report counts by severity
UVM_INFO :  291
UVM_WARNING :    5
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[NOSEQR]     1
[NOTHREADHANDLER]     1
[PH/TRC/EXE/ALLDROP]     2
[PH/TRC/EXE/JUMP]     1
[PHASESEQ]    72
[PH_JUMP]     1
[PH_JUMPB]     1
[PH_READY_TO_END]    35
[RNTST]     1
[TEST_DONE]     2
[apb_master_1r_seq #(ADDR_WIDTH, DATA_WIDTH)]     2
[apb_master_1w_seq #(ADDR_WIDTH, DATA_WIDTH)]     2
[apb_rst_if]     2
[apb_rst_model]    85
[apb_rst_model_rst_mon]     6
[uvm_sequence_base]     3
[uvm_sequence_item]     2
[uvm_test_top]     2
[uvm_test_top.master_agent[0]]     2
[uvm_test_top.master_agent[0].drv]     4
[uvm_test_top.master_agent[0].drv.smtdv_driver_threads]     3
[uvm_test_top.master_agent[0].mon]     5
[uvm_test_top.master_agent[0].mon.smtdv_monitor_threads]     7
[uvm_test_top.master_agent[0].seqr]     2
[uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).post_body()]     1
[uvm_test_top.master_agent[0].seqr.apb_master_1w1r_seq #(ADDR_WIDTH, DATA_WIDTH).pre_body()]     1
[uvm_test_top.slave_agent[0]]     2
[uvm_test_top.slave_agent[0].drv]     4
[uvm_test_top.slave_agent[0].drv.smtdv_driver_threads]     3
[uvm_test_top.slave_agent[0].mon]     6
[uvm_test_top.slave_agent[0].mon.smtdv_monitor_threads]     7
[uvm_test_top.slave_agent[0].seqr]     3
[uvm_test_top.slave_agent[0].seqr.<unknown>.post_body()]     1
[uvm_test_top.slave_agent[0].seqr.<unknown>.pre_body()]     1
[uvm_test_top.slave_agent[1]]     2
[uvm_test_top.slave_agent[1].drv]     2
[uvm_test_top.slave_agent[1].drv.smtdv_driver_threads]     3
[uvm_test_top.slave_agent[1].mon]     4
[uvm_test_top.slave_agent[1].mon.smtdv_monitor_threads]     7
[uvm_test_top.slave_agent[1].seqr]     3
[uvm_test_top.slave_agent[1].seqr.<unknown>.post_body()]     1
[uvm_test_top.slave_agent[1].seqr.<unknown>.pre_body()]     1

=============================================================
                         TEST PASSED with 5 UVM_WARNING(S)
=============================================================

Simulation complete via $finish(1) at time 2320 NS + 46
/stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/sv/base/uvm_root.svh:457     $finish;
ncsim> #exit
ncsim> exit
ncsim: *W,CGPIZE: Instance coverage for covergroup instance "apb_coverage" will not be dumped to database as per_instance option value is set to 0:../apb_monitor_threads.sv, 20.
ncsim: *W,CGPIZE: Instance coverage for covergroup instance "apb_coverage" will not be dumped to database as per_instance option value is set to 0:../apb_monitor_threads.sv, 20.
ncsim: *W,CGPIZE: Instance coverage for covergroup instance "apb_coverage" will not be dumped to database as per_instance option value is set to 0:../apb_monitor_threads.sv, 20.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_255a38bd_0cb5c77b.ucm (reused)
  data               :  ./cov_work/scope/test/icc_255a38bd_0cb5c77b.ucd
  cpu                :  0.0s system + 0.1s user = 0.1s total
ncsim: Memory Usage - 33.1M program + 369.7M data = 402.8M total
ncsim: CPU Usage - 0.4s system + 1.0s user = 1.4s total (13.9s, 10.0% cpu)
TOOL:	irun(64)	13.10-s011: Exiting on Sep 03, 2015 at 16:40:44 CST  (total: 00:00:19)
