#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x558a2c28e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558a2c34fbd0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x558a2c3b46b0_0 .net "bflag", 0 0, v0x558a2c3b34b0_0;  1 drivers
v0x558a2c3b4770_0 .var "funct", 5 0;
v0x558a2c3b4830_0 .net "hi", 31 0, v0x558a2c3b3650_0;  1 drivers
v0x558a2c3b48d0_0 .var "imm", 15 0;
v0x558a2c3b4990_0 .var "imm_instr", 31 0;
v0x558a2c3b4a70_0 .var "instword", 31 0;
v0x558a2c3b4b30_0 .net "lo", 31 0, v0x558a2c3b3810_0;  1 drivers
v0x558a2c3b4c00_0 .var "opA", 31 0;
v0x558a2c3b4ca0_0 .var "opB", 31 0;
v0x558a2c3b4d60_0 .var "opcode", 5 0;
v0x558a2c3b4e40_0 .net "result", 31 0, v0x558a2c3b3d50_0;  1 drivers
v0x558a2c3b4f30_0 .var "rs", 4 0;
v0x558a2c3b4ff0_0 .var "rt", 4 0;
v0x558a2c3b50d0_0 .var "word", 31 6;
S_0x558a2c375f10 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x558a2c34fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x558a2c393470_0 .net *"_ivl_10", 15 0, L_0x558a2c3c5000;  1 drivers
L_0x7ff1954e5018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c395740_0 .net/2u *"_ivl_14", 15 0, L_0x7ff1954e5018;  1 drivers
v0x558a2c397e20_0 .net *"_ivl_17", 15 0, L_0x558a2c3d52b0;  1 drivers
v0x558a2c399a50_0 .net *"_ivl_5", 0 0, L_0x558a2c3c4c10;  1 drivers
v0x558a2c39bd20_0 .net *"_ivl_6", 15 0, L_0x558a2c3c4d40;  1 drivers
v0x558a2c39e400_0 .net *"_ivl_9", 15 0, L_0x558a2c3c4f60;  1 drivers
v0x558a2c3b33d0_0 .net "addr_rt", 4 0, L_0x558a2c3d55e0;  1 drivers
v0x558a2c3b34b0_0 .var "b_flag", 0 0;
v0x558a2c3b3570_0 .net "funct", 5 0, L_0x558a2c3c4b70;  1 drivers
v0x558a2c3b3650_0 .var "hi", 31 0;
v0x558a2c3b3730_0 .net "instructionword", 31 0, v0x558a2c3b4a70_0;  1 drivers
v0x558a2c3b3810_0 .var "lo", 31 0;
v0x558a2c3b38f0_0 .var "memaddroffset", 31 0;
v0x558a2c3b39d0_0 .var "multresult", 63 0;
v0x558a2c3b3ab0_0 .net "op1", 31 0, v0x558a2c3b4c00_0;  1 drivers
v0x558a2c3b3b90_0 .net "op2", 31 0, v0x558a2c3b4ca0_0;  1 drivers
v0x558a2c3b3c70_0 .net "opcode", 5 0, L_0x558a2c3c4a80;  1 drivers
v0x558a2c3b3d50_0 .var "result", 31 0;
v0x558a2c3b3e30_0 .net "shamt", 4 0, L_0x558a2c3d54e0;  1 drivers
v0x558a2c3b3f10_0 .net/s "sign_op1", 31 0, v0x558a2c3b4c00_0;  alias, 1 drivers
v0x558a2c3b3fd0_0 .net/s "sign_op2", 31 0, v0x558a2c3b4ca0_0;  alias, 1 drivers
v0x558a2c3b4070_0 .net "simmediatedata", 31 0, L_0x558a2c3c5110;  1 drivers
v0x558a2c3b4130_0 .net "simmediatedatas", 31 0, L_0x558a2c3c5110;  alias, 1 drivers
v0x558a2c3b41f0_0 .net "uimmediatedata", 31 0, L_0x558a2c3d53a0;  1 drivers
v0x558a2c3b42b0_0 .net "unsign_op1", 31 0, v0x558a2c3b4c00_0;  alias, 1 drivers
v0x558a2c3b4370_0 .net "unsign_op2", 31 0, v0x558a2c3b4ca0_0;  alias, 1 drivers
v0x558a2c3b4480_0 .var "unsigned_result", 31 0;
E_0x558a2c2e8880/0 .event anyedge, v0x558a2c3b3c70_0, v0x558a2c3b3570_0, v0x558a2c3b3b90_0, v0x558a2c3b3e30_0;
E_0x558a2c2e8880/1 .event anyedge, v0x558a2c3b3ab0_0, v0x558a2c3b39d0_0, v0x558a2c3b33d0_0, v0x558a2c3b4070_0;
E_0x558a2c2e8880/2 .event anyedge, v0x558a2c3b41f0_0, v0x558a2c3b4480_0;
E_0x558a2c2e8880 .event/or E_0x558a2c2e8880/0, E_0x558a2c2e8880/1, E_0x558a2c2e8880/2;
L_0x558a2c3c4a80 .part v0x558a2c3b4a70_0, 26, 6;
L_0x558a2c3c4b70 .part v0x558a2c3b4a70_0, 0, 6;
L_0x558a2c3c4c10 .part v0x558a2c3b4a70_0, 15, 1;
LS_0x558a2c3c4d40_0_0 .concat [ 1 1 1 1], L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10;
LS_0x558a2c3c4d40_0_4 .concat [ 1 1 1 1], L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10;
LS_0x558a2c3c4d40_0_8 .concat [ 1 1 1 1], L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10;
LS_0x558a2c3c4d40_0_12 .concat [ 1 1 1 1], L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10, L_0x558a2c3c4c10;
L_0x558a2c3c4d40 .concat [ 4 4 4 4], LS_0x558a2c3c4d40_0_0, LS_0x558a2c3c4d40_0_4, LS_0x558a2c3c4d40_0_8, LS_0x558a2c3c4d40_0_12;
L_0x558a2c3c4f60 .part v0x558a2c3b4a70_0, 0, 16;
L_0x558a2c3c5000 .concat [ 16 0 0 0], L_0x558a2c3c4f60;
L_0x558a2c3c5110 .concat [ 16 16 0 0], L_0x558a2c3c5000, L_0x558a2c3c4d40;
L_0x558a2c3d52b0 .part v0x558a2c3b4a70_0, 0, 16;
L_0x558a2c3d53a0 .concat [ 16 16 0 0], L_0x558a2c3d52b0, L_0x7ff1954e5018;
L_0x558a2c3d54e0 .part v0x558a2c3b4a70_0, 6, 5;
L_0x558a2c3d55e0 .part v0x558a2c3b4a70_0, 16, 5;
S_0x558a2c362dc0 .scope module, "bgezl_tb" "bgezl_tb" 5 1;
 .timescale 0 0;
v0x558a2c3c3870_0 .net "active", 0 0, L_0x558a2c3df1a0;  1 drivers
v0x558a2c3c3930_0 .var "clk", 0 0;
v0x558a2c3c39d0_0 .var "clk_enable", 0 0;
v0x558a2c3c3ac0_0 .net "data_address", 31 0, L_0x558a2c3dcd70;  1 drivers
v0x558a2c3c3b60_0 .net "data_read", 0 0, L_0x558a2c3da8f0;  1 drivers
v0x558a2c3c3c50_0 .var "data_readdata", 31 0;
v0x558a2c3c3d20_0 .net "data_write", 0 0, L_0x558a2c3da710;  1 drivers
v0x558a2c3c3df0_0 .net "data_writedata", 31 0, L_0x558a2c3dca60;  1 drivers
v0x558a2c3c3ec0_0 .net "instr_address", 31 0, L_0x558a2c3de0d0;  1 drivers
v0x558a2c3c4020_0 .var "instr_readdata", 31 0;
v0x558a2c3c40c0_0 .net "register_v0", 31 0, L_0x558a2c3dc9f0;  1 drivers
v0x558a2c3c41b0_0 .var "reset", 0 0;
S_0x558a2c3536e0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x558a2c362dc0;
 .timescale 0 0;
v0x558a2c3b5210_0 .var "b_imm", 17 0;
v0x558a2c3b5310_0 .var "b_offset", 31 0;
v0x558a2c3b53f0_0 .var "curr_addr", 31 0;
v0x558a2c3b54e0_0 .var "i", 4 0;
v0x558a2c3b55c0_0 .var "imm", 15 0;
v0x558a2c3b56f0_0 .var "imm_instr", 31 0;
v0x558a2c3b57d0_0 .var "link_addr", 31 0;
v0x558a2c3b58b0_0 .var "opcode", 5 0;
v0x558a2c3b5990_0 .var "rs", 4 0;
v0x558a2c3b5b00_0 .var "rt", 4 0;
v0x558a2c3b5be0_0 .var "test", 31 0;
E_0x558a2c2e8f30 .event posedge, v0x558a2c3b7c30_0;
S_0x558a2c34ffa0 .scope module, "dut" "mips_cpu_harvard" 5 255, 6 1 0, S_0x558a2c362dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x558a2c393350 .functor OR 1, L_0x558a2c3d5da0, L_0x558a2c3d60e0, C4<0>, C4<0>;
L_0x558a2c397d00 .functor BUFZ 1, L_0x558a2c3d58f0, C4<0>, C4<0>, C4<0>;
L_0x558a2c399930 .functor BUFZ 1, L_0x558a2c3d5a90, C4<0>, C4<0>, C4<0>;
L_0x558a2c39bc00 .functor BUFZ 1, L_0x558a2c3d5a90, C4<0>, C4<0>, C4<0>;
L_0x558a2c3d6590 .functor AND 1, L_0x558a2c3d58f0, L_0x558a2c3d69a0, C4<1>, C4<1>;
L_0x558a2c39e2e0 .functor OR 1, L_0x558a2c3d6590, L_0x558a2c3d6420, C4<0>, C4<0>;
L_0x558a2c31da60 .functor OR 1, L_0x558a2c39e2e0, L_0x558a2c3d67b0, C4<0>, C4<0>;
L_0x558a2c3d6c40 .functor OR 1, L_0x558a2c31da60, L_0x558a2c3d82a0, C4<0>, C4<0>;
L_0x558a2c3d6d50 .functor OR 1, L_0x558a2c3d6c40, L_0x558a2c3d7b10, C4<0>, C4<0>;
L_0x558a2c3d6e10 .functor BUFZ 1, L_0x558a2c3d5bd0, C4<0>, C4<0>, C4<0>;
L_0x558a2c3d7a00 .functor AND 1, L_0x558a2c3d7360, L_0x558a2c3d77d0, C4<1>, C4<1>;
L_0x558a2c3d7b10 .functor OR 1, L_0x558a2c3d7060, L_0x558a2c3d7a00, C4<0>, C4<0>;
L_0x558a2c3d82a0 .functor AND 1, L_0x558a2c3d7dd0, L_0x558a2c3d8080, C4<1>, C4<1>;
L_0x558a2c3d8a50 .functor OR 1, L_0x558a2c3d84f0, L_0x558a2c3d8810, C4<0>, C4<0>;
L_0x558a2c3d7c70 .functor OR 1, L_0x558a2c3d8fc0, L_0x558a2c3d92c0, C4<0>, C4<0>;
L_0x558a2c3d91a0 .functor AND 1, L_0x558a2c3d8cd0, L_0x558a2c3d7c70, C4<1>, C4<1>;
L_0x558a2c3d9ac0 .functor OR 1, L_0x558a2c3d9750, L_0x558a2c3d99d0, C4<0>, C4<0>;
L_0x558a2c3d9dc0 .functor OR 1, L_0x558a2c3d9ac0, L_0x558a2c3d9bd0, C4<0>, C4<0>;
L_0x558a2c3d9f70 .functor AND 1, L_0x558a2c3d58f0, L_0x558a2c3d9dc0, C4<1>, C4<1>;
L_0x558a2c3da120 .functor AND 1, L_0x558a2c3d58f0, L_0x558a2c3da030, C4<1>, C4<1>;
L_0x558a2c3da650 .functor AND 1, L_0x558a2c3d58f0, L_0x558a2c3d9ed0, C4<1>, C4<1>;
L_0x558a2c3da8f0 .functor BUFZ 1, L_0x558a2c399930, C4<0>, C4<0>, C4<0>;
L_0x558a2c3db580 .functor AND 1, L_0x558a2c3df1a0, L_0x558a2c3d6d50, C4<1>, C4<1>;
L_0x558a2c3db690 .functor OR 1, L_0x558a2c3d7b10, L_0x558a2c3d82a0, C4<0>, C4<0>;
L_0x558a2c3dca60 .functor BUFZ 32, L_0x558a2c3dc8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3dcb20 .functor BUFZ 32, L_0x558a2c3db870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3dcc70 .functor BUFZ 32, L_0x558a2c3dc8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3dcd70 .functor BUFZ 32, v0x558a2c3b6c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3ddd70 .functor AND 1, v0x558a2c3c39d0_0, L_0x558a2c3d9f70, C4<1>, C4<1>;
L_0x558a2c3ddde0 .functor AND 1, L_0x558a2c3ddd70, v0x558a2c3c0a00_0, C4<1>, C4<1>;
L_0x558a2c3de0d0 .functor BUFZ 32, v0x558a2c3b7cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3df1a0 .functor BUFZ 1, v0x558a2c3c0a00_0, C4<0>, C4<0>, C4<0>;
L_0x558a2c3df320 .functor AND 1, v0x558a2c3c39d0_0, v0x558a2c3c0a00_0, C4<1>, C4<1>;
v0x558a2c3baaf0_0 .net *"_ivl_100", 31 0, L_0x558a2c3d7ce0;  1 drivers
L_0x7ff1954e54e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3babf0_0 .net *"_ivl_103", 25 0, L_0x7ff1954e54e0;  1 drivers
L_0x7ff1954e5528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bacd0_0 .net/2u *"_ivl_104", 31 0, L_0x7ff1954e5528;  1 drivers
v0x558a2c3bad90_0 .net *"_ivl_106", 0 0, L_0x558a2c3d7dd0;  1 drivers
v0x558a2c3bae50_0 .net *"_ivl_109", 5 0, L_0x558a2c3d7fe0;  1 drivers
L_0x7ff1954e5570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3baf30_0 .net/2u *"_ivl_110", 5 0, L_0x7ff1954e5570;  1 drivers
v0x558a2c3bb010_0 .net *"_ivl_112", 0 0, L_0x558a2c3d8080;  1 drivers
v0x558a2c3bb0d0_0 .net *"_ivl_116", 31 0, L_0x558a2c3d8400;  1 drivers
L_0x7ff1954e55b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bb1b0_0 .net *"_ivl_119", 25 0, L_0x7ff1954e55b8;  1 drivers
L_0x7ff1954e50f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bb290_0 .net/2u *"_ivl_12", 5 0, L_0x7ff1954e50f0;  1 drivers
L_0x7ff1954e5600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bb370_0 .net/2u *"_ivl_120", 31 0, L_0x7ff1954e5600;  1 drivers
v0x558a2c3bb450_0 .net *"_ivl_122", 0 0, L_0x558a2c3d84f0;  1 drivers
v0x558a2c3bb510_0 .net *"_ivl_124", 31 0, L_0x558a2c3d8720;  1 drivers
L_0x7ff1954e5648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bb5f0_0 .net *"_ivl_127", 25 0, L_0x7ff1954e5648;  1 drivers
L_0x7ff1954e5690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bb6d0_0 .net/2u *"_ivl_128", 31 0, L_0x7ff1954e5690;  1 drivers
v0x558a2c3bb7b0_0 .net *"_ivl_130", 0 0, L_0x558a2c3d8810;  1 drivers
v0x558a2c3bb870_0 .net *"_ivl_134", 31 0, L_0x558a2c3d8be0;  1 drivers
L_0x7ff1954e56d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bba60_0 .net *"_ivl_137", 25 0, L_0x7ff1954e56d8;  1 drivers
L_0x7ff1954e5720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bbb40_0 .net/2u *"_ivl_138", 31 0, L_0x7ff1954e5720;  1 drivers
v0x558a2c3bbc20_0 .net *"_ivl_140", 0 0, L_0x558a2c3d8cd0;  1 drivers
v0x558a2c3bbce0_0 .net *"_ivl_143", 5 0, L_0x558a2c3d8f20;  1 drivers
L_0x7ff1954e5768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bbdc0_0 .net/2u *"_ivl_144", 5 0, L_0x7ff1954e5768;  1 drivers
v0x558a2c3bbea0_0 .net *"_ivl_146", 0 0, L_0x558a2c3d8fc0;  1 drivers
v0x558a2c3bbf60_0 .net *"_ivl_149", 5 0, L_0x558a2c3d9220;  1 drivers
L_0x7ff1954e57b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bc040_0 .net/2u *"_ivl_150", 5 0, L_0x7ff1954e57b0;  1 drivers
v0x558a2c3bc120_0 .net *"_ivl_152", 0 0, L_0x558a2c3d92c0;  1 drivers
v0x558a2c3bc1e0_0 .net *"_ivl_155", 0 0, L_0x558a2c3d7c70;  1 drivers
v0x558a2c3bc2a0_0 .net *"_ivl_159", 1 0, L_0x558a2c3d9660;  1 drivers
L_0x7ff1954e5138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bc380_0 .net/2u *"_ivl_16", 5 0, L_0x7ff1954e5138;  1 drivers
L_0x7ff1954e57f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bc460_0 .net/2u *"_ivl_160", 1 0, L_0x7ff1954e57f8;  1 drivers
v0x558a2c3bc540_0 .net *"_ivl_162", 0 0, L_0x558a2c3d9750;  1 drivers
L_0x7ff1954e5840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bc600_0 .net/2u *"_ivl_164", 5 0, L_0x7ff1954e5840;  1 drivers
v0x558a2c3bc6e0_0 .net *"_ivl_166", 0 0, L_0x558a2c3d99d0;  1 drivers
v0x558a2c3bc9b0_0 .net *"_ivl_169", 0 0, L_0x558a2c3d9ac0;  1 drivers
L_0x7ff1954e5888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bca70_0 .net/2u *"_ivl_170", 5 0, L_0x7ff1954e5888;  1 drivers
v0x558a2c3bcb50_0 .net *"_ivl_172", 0 0, L_0x558a2c3d9bd0;  1 drivers
v0x558a2c3bcc10_0 .net *"_ivl_175", 0 0, L_0x558a2c3d9dc0;  1 drivers
L_0x7ff1954e58d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bccd0_0 .net/2u *"_ivl_178", 5 0, L_0x7ff1954e58d0;  1 drivers
v0x558a2c3bcdb0_0 .net *"_ivl_180", 0 0, L_0x558a2c3da030;  1 drivers
L_0x7ff1954e5918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bce70_0 .net/2u *"_ivl_184", 5 0, L_0x7ff1954e5918;  1 drivers
v0x558a2c3bcf50_0 .net *"_ivl_186", 0 0, L_0x558a2c3d9ed0;  1 drivers
L_0x7ff1954e5960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bd010_0 .net/2u *"_ivl_190", 0 0, L_0x7ff1954e5960;  1 drivers
v0x558a2c3bd0f0_0 .net *"_ivl_20", 31 0, L_0x558a2c3d5cb0;  1 drivers
L_0x7ff1954e59a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bd1d0_0 .net/2u *"_ivl_200", 4 0, L_0x7ff1954e59a8;  1 drivers
v0x558a2c3bd2b0_0 .net *"_ivl_203", 4 0, L_0x558a2c3dae10;  1 drivers
v0x558a2c3bd390_0 .net *"_ivl_205", 4 0, L_0x558a2c3db030;  1 drivers
v0x558a2c3bd470_0 .net *"_ivl_206", 4 0, L_0x558a2c3db0d0;  1 drivers
v0x558a2c3bd550_0 .net *"_ivl_213", 0 0, L_0x558a2c3db690;  1 drivers
L_0x7ff1954e59f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bd610_0 .net/2u *"_ivl_214", 31 0, L_0x7ff1954e59f0;  1 drivers
v0x558a2c3bd6f0_0 .net *"_ivl_216", 31 0, L_0x558a2c3db7d0;  1 drivers
v0x558a2c3bd7d0_0 .net *"_ivl_218", 31 0, L_0x558a2c3dba80;  1 drivers
v0x558a2c3bd8b0_0 .net *"_ivl_220", 31 0, L_0x558a2c3dbc10;  1 drivers
v0x558a2c3bd990_0 .net *"_ivl_222", 31 0, L_0x558a2c3dbf50;  1 drivers
L_0x7ff1954e5180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bda70_0 .net *"_ivl_23", 25 0, L_0x7ff1954e5180;  1 drivers
v0x558a2c3bdb50_0 .net *"_ivl_235", 0 0, L_0x558a2c3ddd70;  1 drivers
L_0x7ff1954e5b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bdc10_0 .net/2u *"_ivl_238", 31 0, L_0x7ff1954e5b10;  1 drivers
L_0x7ff1954e51c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bdcf0_0 .net/2u *"_ivl_24", 31 0, L_0x7ff1954e51c8;  1 drivers
v0x558a2c3bddd0_0 .net *"_ivl_243", 15 0, L_0x558a2c3de230;  1 drivers
v0x558a2c3bdeb0_0 .net *"_ivl_244", 17 0, L_0x558a2c3de4a0;  1 drivers
L_0x7ff1954e5b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bdf90_0 .net *"_ivl_247", 1 0, L_0x7ff1954e5b58;  1 drivers
v0x558a2c3be070_0 .net *"_ivl_250", 15 0, L_0x558a2c3de5e0;  1 drivers
L_0x7ff1954e5ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a2c3be150_0 .net *"_ivl_252", 1 0, L_0x7ff1954e5ba0;  1 drivers
v0x558a2c3be230_0 .net *"_ivl_255", 0 0, L_0x558a2c3de9f0;  1 drivers
L_0x7ff1954e5be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x558a2c3be310_0 .net/2u *"_ivl_256", 13 0, L_0x7ff1954e5be8;  1 drivers
L_0x7ff1954e5c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3be3f0_0 .net/2u *"_ivl_258", 13 0, L_0x7ff1954e5c30;  1 drivers
v0x558a2c3be8e0_0 .net *"_ivl_26", 0 0, L_0x558a2c3d5da0;  1 drivers
v0x558a2c3be9a0_0 .net *"_ivl_260", 13 0, L_0x558a2c3decd0;  1 drivers
v0x558a2c3bea80_0 .net *"_ivl_28", 31 0, L_0x558a2c3d5f60;  1 drivers
L_0x7ff1954e5210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3beb60_0 .net *"_ivl_31", 25 0, L_0x7ff1954e5210;  1 drivers
L_0x7ff1954e5258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bec40_0 .net/2u *"_ivl_32", 31 0, L_0x7ff1954e5258;  1 drivers
v0x558a2c3bed20_0 .net *"_ivl_34", 0 0, L_0x558a2c3d60e0;  1 drivers
v0x558a2c3bede0_0 .net *"_ivl_4", 31 0, L_0x558a2c3d57c0;  1 drivers
v0x558a2c3beec0_0 .net *"_ivl_45", 2 0, L_0x558a2c3d6380;  1 drivers
L_0x7ff1954e52a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3befa0_0 .net/2u *"_ivl_46", 2 0, L_0x7ff1954e52a0;  1 drivers
v0x558a2c3bf080_0 .net *"_ivl_51", 2 0, L_0x558a2c3d6600;  1 drivers
L_0x7ff1954e52e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bf160_0 .net/2u *"_ivl_52", 2 0, L_0x7ff1954e52e8;  1 drivers
v0x558a2c3bf240_0 .net *"_ivl_57", 0 0, L_0x558a2c3d69a0;  1 drivers
v0x558a2c3bf300_0 .net *"_ivl_59", 0 0, L_0x558a2c3d6590;  1 drivers
v0x558a2c3bf3c0_0 .net *"_ivl_61", 0 0, L_0x558a2c39e2e0;  1 drivers
v0x558a2c3bf480_0 .net *"_ivl_63", 0 0, L_0x558a2c31da60;  1 drivers
v0x558a2c3bf540_0 .net *"_ivl_65", 0 0, L_0x558a2c3d6c40;  1 drivers
L_0x7ff1954e5060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bf600_0 .net *"_ivl_7", 25 0, L_0x7ff1954e5060;  1 drivers
v0x558a2c3bf6e0_0 .net *"_ivl_70", 31 0, L_0x558a2c3d6f30;  1 drivers
L_0x7ff1954e5330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bf7c0_0 .net *"_ivl_73", 25 0, L_0x7ff1954e5330;  1 drivers
L_0x7ff1954e5378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bf8a0_0 .net/2u *"_ivl_74", 31 0, L_0x7ff1954e5378;  1 drivers
v0x558a2c3bf980_0 .net *"_ivl_76", 0 0, L_0x558a2c3d7060;  1 drivers
v0x558a2c3bfa40_0 .net *"_ivl_78", 31 0, L_0x558a2c3d71d0;  1 drivers
L_0x7ff1954e50a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bfb20_0 .net/2u *"_ivl_8", 31 0, L_0x7ff1954e50a8;  1 drivers
L_0x7ff1954e53c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bfc00_0 .net *"_ivl_81", 25 0, L_0x7ff1954e53c0;  1 drivers
L_0x7ff1954e5408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3bfce0_0 .net/2u *"_ivl_82", 31 0, L_0x7ff1954e5408;  1 drivers
v0x558a2c3bfdc0_0 .net *"_ivl_84", 0 0, L_0x558a2c3d7360;  1 drivers
v0x558a2c3bfe80_0 .net *"_ivl_87", 0 0, L_0x558a2c3d74d0;  1 drivers
v0x558a2c3bff60_0 .net *"_ivl_88", 31 0, L_0x558a2c3d7270;  1 drivers
L_0x7ff1954e5450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3c0040_0 .net *"_ivl_91", 30 0, L_0x7ff1954e5450;  1 drivers
L_0x7ff1954e5498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558a2c3c0120_0 .net/2u *"_ivl_92", 31 0, L_0x7ff1954e5498;  1 drivers
v0x558a2c3c0200_0 .net *"_ivl_94", 0 0, L_0x558a2c3d77d0;  1 drivers
v0x558a2c3c02c0_0 .net *"_ivl_97", 0 0, L_0x558a2c3d7a00;  1 drivers
v0x558a2c3c0380_0 .net "active", 0 0, L_0x558a2c3df1a0;  alias, 1 drivers
v0x558a2c3c0440_0 .net "alu_op1", 31 0, L_0x558a2c3dcb20;  1 drivers
v0x558a2c3c0500_0 .net "alu_op2", 31 0, L_0x558a2c3dcc70;  1 drivers
v0x558a2c3c05c0_0 .net "alui_instr", 0 0, L_0x558a2c3d6420;  1 drivers
v0x558a2c3c0680_0 .net "b_flag", 0 0, v0x558a2c3b6790_0;  1 drivers
v0x558a2c3c0720_0 .net "b_imm", 17 0, L_0x558a2c3de8b0;  1 drivers
v0x558a2c3c07e0_0 .net "b_offset", 31 0, L_0x558a2c3dee60;  1 drivers
v0x558a2c3c08c0_0 .net "clk", 0 0, v0x558a2c3c3930_0;  1 drivers
v0x558a2c3c0960_0 .net "clk_enable", 0 0, v0x558a2c3c39d0_0;  1 drivers
v0x558a2c3c0a00_0 .var "cpu_active", 0 0;
v0x558a2c3c0aa0_0 .net "curr_addr", 31 0, v0x558a2c3b7cf0_0;  1 drivers
v0x558a2c3c0b90_0 .net "curr_addr_p4", 31 0, L_0x558a2c3de030;  1 drivers
v0x558a2c3c0c50_0 .net "data_address", 31 0, L_0x558a2c3dcd70;  alias, 1 drivers
v0x558a2c3c0d30_0 .net "data_read", 0 0, L_0x558a2c3da8f0;  alias, 1 drivers
v0x558a2c3c0df0_0 .net "data_readdata", 31 0, v0x558a2c3c3c50_0;  1 drivers
v0x558a2c3c0ed0_0 .net "data_write", 0 0, L_0x558a2c3da710;  alias, 1 drivers
v0x558a2c3c0f90_0 .net "data_writedata", 31 0, L_0x558a2c3dca60;  alias, 1 drivers
v0x558a2c3c1070_0 .net "funct_code", 5 0, L_0x558a2c3d5720;  1 drivers
v0x558a2c3c1150_0 .net "hi_out", 31 0, v0x558a2c3b83e0_0;  1 drivers
v0x558a2c3c1240_0 .net "hl_reg_enable", 0 0, L_0x558a2c3ddde0;  1 drivers
v0x558a2c3c12e0_0 .net "instr_address", 31 0, L_0x558a2c3de0d0;  alias, 1 drivers
v0x558a2c3c13a0_0 .net "instr_opcode", 5 0, L_0x558a2c3d5680;  1 drivers
v0x558a2c3c1480_0 .net "instr_readdata", 31 0, v0x558a2c3c4020_0;  1 drivers
v0x558a2c3c1540_0 .net "j_imm", 0 0, L_0x558a2c3d8a50;  1 drivers
v0x558a2c3c15e0_0 .net "j_reg", 0 0, L_0x558a2c3d91a0;  1 drivers
v0x558a2c3c16a0_0 .net "l_type", 0 0, L_0x558a2c3d67b0;  1 drivers
v0x558a2c3c1760_0 .net "link_const", 0 0, L_0x558a2c3d7b10;  1 drivers
v0x558a2c3c1820_0 .net "link_reg", 0 0, L_0x558a2c3d82a0;  1 drivers
v0x558a2c3c18e0_0 .net "lo_out", 31 0, v0x558a2c3b8c30_0;  1 drivers
v0x558a2c3c19d0_0 .net "lw", 0 0, L_0x558a2c3d5a90;  1 drivers
v0x558a2c3c1a70_0 .net "mem_read", 0 0, L_0x558a2c399930;  1 drivers
v0x558a2c3c1b30_0 .net "mem_to_reg", 0 0, L_0x558a2c39bc00;  1 drivers
v0x558a2c3c2400_0 .net "mem_write", 0 0, L_0x558a2c3d6e10;  1 drivers
v0x558a2c3c24c0_0 .net "memaddroffset", 31 0, v0x558a2c3b6c60_0;  1 drivers
v0x558a2c3c25b0_0 .net "mfhi", 0 0, L_0x558a2c3da120;  1 drivers
v0x558a2c3c2650_0 .net "mflo", 0 0, L_0x558a2c3da650;  1 drivers
v0x558a2c3c2710_0 .net "movefrom", 0 0, L_0x558a2c393350;  1 drivers
v0x558a2c3c27d0_0 .net "muldiv", 0 0, L_0x558a2c3d9f70;  1 drivers
v0x558a2c3c2890_0 .var "next_instr_addr", 31 0;
v0x558a2c3c2980_0 .net "pc_enable", 0 0, L_0x558a2c3df320;  1 drivers
v0x558a2c3c2a50_0 .net "r_format", 0 0, L_0x558a2c3d58f0;  1 drivers
v0x558a2c3c2af0_0 .net "reg_a_read_data", 31 0, L_0x558a2c3db870;  1 drivers
v0x558a2c3c2bc0_0 .net "reg_a_read_index", 4 0, L_0x558a2c3daac0;  1 drivers
v0x558a2c3c2c90_0 .net "reg_b_read_data", 31 0, L_0x558a2c3dc8e0;  1 drivers
v0x558a2c3c2d60_0 .net "reg_b_read_index", 4 0, L_0x558a2c3dad20;  1 drivers
v0x558a2c3c2e30_0 .net "reg_dst", 0 0, L_0x558a2c397d00;  1 drivers
v0x558a2c3c2ed0_0 .net "reg_write", 0 0, L_0x558a2c3d6d50;  1 drivers
v0x558a2c3c2f90_0 .net "reg_write_data", 31 0, L_0x558a2c3dc0e0;  1 drivers
v0x558a2c3c3080_0 .net "reg_write_enable", 0 0, L_0x558a2c3db580;  1 drivers
v0x558a2c3c3150_0 .net "reg_write_index", 4 0, L_0x558a2c3db3f0;  1 drivers
v0x558a2c3c3220_0 .net "register_v0", 31 0, L_0x558a2c3dc9f0;  alias, 1 drivers
v0x558a2c3c32f0_0 .net "reset", 0 0, v0x558a2c3c41b0_0;  1 drivers
v0x558a2c3c3420_0 .net "result", 31 0, v0x558a2c3b70c0_0;  1 drivers
v0x558a2c3c34f0_0 .net "result_hi", 31 0, v0x558a2c3b69c0_0;  1 drivers
v0x558a2c3c3590_0 .net "result_lo", 31 0, v0x558a2c3b6b80_0;  1 drivers
v0x558a2c3c3630_0 .net "sw", 0 0, L_0x558a2c3d5bd0;  1 drivers
E_0x558a2c2e77d0/0 .event anyedge, v0x558a2c3b6790_0, v0x558a2c3c0b90_0, v0x558a2c3c07e0_0, v0x558a2c3c1540_0;
E_0x558a2c2e77d0/1 .event anyedge, v0x558a2c3b6aa0_0, v0x558a2c3c15e0_0, v0x558a2c3b9b30_0;
E_0x558a2c2e77d0 .event/or E_0x558a2c2e77d0/0, E_0x558a2c2e77d0/1;
L_0x558a2c3d5680 .part v0x558a2c3c4020_0, 26, 6;
L_0x558a2c3d5720 .part v0x558a2c3c4020_0, 0, 6;
L_0x558a2c3d57c0 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e5060;
L_0x558a2c3d58f0 .cmp/eq 32, L_0x558a2c3d57c0, L_0x7ff1954e50a8;
L_0x558a2c3d5a90 .cmp/eq 6, L_0x558a2c3d5680, L_0x7ff1954e50f0;
L_0x558a2c3d5bd0 .cmp/eq 6, L_0x558a2c3d5680, L_0x7ff1954e5138;
L_0x558a2c3d5cb0 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e5180;
L_0x558a2c3d5da0 .cmp/eq 32, L_0x558a2c3d5cb0, L_0x7ff1954e51c8;
L_0x558a2c3d5f60 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e5210;
L_0x558a2c3d60e0 .cmp/eq 32, L_0x558a2c3d5f60, L_0x7ff1954e5258;
L_0x558a2c3d6380 .part L_0x558a2c3d5680, 3, 3;
L_0x558a2c3d6420 .cmp/eq 3, L_0x558a2c3d6380, L_0x7ff1954e52a0;
L_0x558a2c3d6600 .part L_0x558a2c3d5680, 3, 3;
L_0x558a2c3d67b0 .cmp/eq 3, L_0x558a2c3d6600, L_0x7ff1954e52e8;
L_0x558a2c3d69a0 .reduce/nor L_0x558a2c3d9f70;
L_0x558a2c3d6f30 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e5330;
L_0x558a2c3d7060 .cmp/eq 32, L_0x558a2c3d6f30, L_0x7ff1954e5378;
L_0x558a2c3d71d0 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e53c0;
L_0x558a2c3d7360 .cmp/eq 32, L_0x558a2c3d71d0, L_0x7ff1954e5408;
L_0x558a2c3d74d0 .part v0x558a2c3c4020_0, 20, 1;
L_0x558a2c3d7270 .concat [ 1 31 0 0], L_0x558a2c3d74d0, L_0x7ff1954e5450;
L_0x558a2c3d77d0 .cmp/eq 32, L_0x558a2c3d7270, L_0x7ff1954e5498;
L_0x558a2c3d7ce0 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e54e0;
L_0x558a2c3d7dd0 .cmp/eq 32, L_0x558a2c3d7ce0, L_0x7ff1954e5528;
L_0x558a2c3d7fe0 .part v0x558a2c3c4020_0, 0, 6;
L_0x558a2c3d8080 .cmp/eq 6, L_0x558a2c3d7fe0, L_0x7ff1954e5570;
L_0x558a2c3d8400 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e55b8;
L_0x558a2c3d84f0 .cmp/eq 32, L_0x558a2c3d8400, L_0x7ff1954e5600;
L_0x558a2c3d8720 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e5648;
L_0x558a2c3d8810 .cmp/eq 32, L_0x558a2c3d8720, L_0x7ff1954e5690;
L_0x558a2c3d8be0 .concat [ 6 26 0 0], L_0x558a2c3d5680, L_0x7ff1954e56d8;
L_0x558a2c3d8cd0 .cmp/eq 32, L_0x558a2c3d8be0, L_0x7ff1954e5720;
L_0x558a2c3d8f20 .part v0x558a2c3c4020_0, 0, 6;
L_0x558a2c3d8fc0 .cmp/eq 6, L_0x558a2c3d8f20, L_0x7ff1954e5768;
L_0x558a2c3d9220 .part v0x558a2c3c4020_0, 0, 6;
L_0x558a2c3d92c0 .cmp/eq 6, L_0x558a2c3d9220, L_0x7ff1954e57b0;
L_0x558a2c3d9660 .part L_0x558a2c3d5720, 3, 2;
L_0x558a2c3d9750 .cmp/eq 2, L_0x558a2c3d9660, L_0x7ff1954e57f8;
L_0x558a2c3d99d0 .cmp/eq 6, L_0x558a2c3d5720, L_0x7ff1954e5840;
L_0x558a2c3d9bd0 .cmp/eq 6, L_0x558a2c3d5720, L_0x7ff1954e5888;
L_0x558a2c3da030 .cmp/eq 6, L_0x558a2c3d5720, L_0x7ff1954e58d0;
L_0x558a2c3d9ed0 .cmp/eq 6, L_0x558a2c3d5720, L_0x7ff1954e5918;
L_0x558a2c3da710 .functor MUXZ 1, L_0x7ff1954e5960, L_0x558a2c3d6e10, L_0x558a2c3df1a0, C4<>;
L_0x558a2c3daac0 .part v0x558a2c3c4020_0, 21, 5;
L_0x558a2c3dad20 .part v0x558a2c3c4020_0, 16, 5;
L_0x558a2c3dae10 .part v0x558a2c3c4020_0, 11, 5;
L_0x558a2c3db030 .part v0x558a2c3c4020_0, 16, 5;
L_0x558a2c3db0d0 .functor MUXZ 5, L_0x558a2c3db030, L_0x558a2c3dae10, L_0x558a2c397d00, C4<>;
L_0x558a2c3db3f0 .functor MUXZ 5, L_0x558a2c3db0d0, L_0x7ff1954e59a8, L_0x558a2c3d7b10, C4<>;
L_0x558a2c3db7d0 .arith/sum 32, L_0x558a2c3de030, L_0x7ff1954e59f0;
L_0x558a2c3dba80 .functor MUXZ 32, v0x558a2c3b70c0_0, v0x558a2c3c3c50_0, L_0x558a2c39bc00, C4<>;
L_0x558a2c3dbc10 .functor MUXZ 32, L_0x558a2c3dba80, v0x558a2c3b8c30_0, L_0x558a2c3da650, C4<>;
L_0x558a2c3dbf50 .functor MUXZ 32, L_0x558a2c3dbc10, v0x558a2c3b83e0_0, L_0x558a2c3da120, C4<>;
L_0x558a2c3dc0e0 .functor MUXZ 32, L_0x558a2c3dbf50, L_0x558a2c3db7d0, L_0x558a2c3db690, C4<>;
L_0x558a2c3de030 .arith/sum 32, v0x558a2c3b7cf0_0, L_0x7ff1954e5b10;
L_0x558a2c3de230 .part v0x558a2c3c4020_0, 0, 16;
L_0x558a2c3de4a0 .concat [ 16 2 0 0], L_0x558a2c3de230, L_0x7ff1954e5b58;
L_0x558a2c3de5e0 .part L_0x558a2c3de4a0, 0, 16;
L_0x558a2c3de8b0 .concat [ 2 16 0 0], L_0x7ff1954e5ba0, L_0x558a2c3de5e0;
L_0x558a2c3de9f0 .part L_0x558a2c3de8b0, 17, 1;
L_0x558a2c3decd0 .functor MUXZ 14, L_0x7ff1954e5c30, L_0x7ff1954e5be8, L_0x558a2c3de9f0, C4<>;
L_0x558a2c3dee60 .concat [ 18 14 0 0], L_0x558a2c3de8b0, L_0x558a2c3decd0;
S_0x558a2c3b5e50 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x558a2c34ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x558a2c3b6120_0 .net *"_ivl_10", 15 0, L_0x558a2c3dd730;  1 drivers
L_0x7ff1954e5ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a2c3b6220_0 .net/2u *"_ivl_14", 15 0, L_0x7ff1954e5ac8;  1 drivers
v0x558a2c3b6300_0 .net *"_ivl_17", 15 0, L_0x558a2c3dd9a0;  1 drivers
v0x558a2c3b63c0_0 .net *"_ivl_5", 0 0, L_0x558a2c3dd010;  1 drivers
v0x558a2c3b64a0_0 .net *"_ivl_6", 15 0, L_0x558a2c3dd0b0;  1 drivers
v0x558a2c3b65d0_0 .net *"_ivl_9", 15 0, L_0x558a2c3dd480;  1 drivers
v0x558a2c3b66b0_0 .net "addr_rt", 4 0, L_0x558a2c3ddcd0;  1 drivers
v0x558a2c3b6790_0 .var "b_flag", 0 0;
v0x558a2c3b6850_0 .net "funct", 5 0, L_0x558a2c3dcf70;  1 drivers
v0x558a2c3b69c0_0 .var "hi", 31 0;
v0x558a2c3b6aa0_0 .net "instructionword", 31 0, v0x558a2c3c4020_0;  alias, 1 drivers
v0x558a2c3b6b80_0 .var "lo", 31 0;
v0x558a2c3b6c60_0 .var "memaddroffset", 31 0;
v0x558a2c3b6d40_0 .var "multresult", 63 0;
v0x558a2c3b6e20_0 .net "op1", 31 0, L_0x558a2c3dcb20;  alias, 1 drivers
v0x558a2c3b6f00_0 .net "op2", 31 0, L_0x558a2c3dcc70;  alias, 1 drivers
v0x558a2c3b6fe0_0 .net "opcode", 5 0, L_0x558a2c3dced0;  1 drivers
v0x558a2c3b70c0_0 .var "result", 31 0;
v0x558a2c3b71a0_0 .net "shamt", 4 0, L_0x558a2c3ddbd0;  1 drivers
v0x558a2c3b7280_0 .net/s "sign_op1", 31 0, L_0x558a2c3dcb20;  alias, 1 drivers
v0x558a2c3b7340_0 .net/s "sign_op2", 31 0, L_0x558a2c3dcc70;  alias, 1 drivers
v0x558a2c3b7410_0 .net "simmediatedata", 31 0, L_0x558a2c3dd810;  1 drivers
v0x558a2c3b74d0_0 .net "simmediatedatas", 31 0, L_0x558a2c3dd810;  alias, 1 drivers
v0x558a2c3b75c0_0 .net "uimmediatedata", 31 0, L_0x558a2c3dda90;  1 drivers
v0x558a2c3b7680_0 .net "unsign_op1", 31 0, L_0x558a2c3dcb20;  alias, 1 drivers
v0x558a2c3b7740_0 .net "unsign_op2", 31 0, L_0x558a2c3dcc70;  alias, 1 drivers
v0x558a2c3b7850_0 .var "unsigned_result", 31 0;
E_0x558a2c2b0830/0 .event anyedge, v0x558a2c3b6fe0_0, v0x558a2c3b6850_0, v0x558a2c3b6f00_0, v0x558a2c3b71a0_0;
E_0x558a2c2b0830/1 .event anyedge, v0x558a2c3b6e20_0, v0x558a2c3b6d40_0, v0x558a2c3b66b0_0, v0x558a2c3b7410_0;
E_0x558a2c2b0830/2 .event anyedge, v0x558a2c3b75c0_0, v0x558a2c3b7850_0;
E_0x558a2c2b0830 .event/or E_0x558a2c2b0830/0, E_0x558a2c2b0830/1, E_0x558a2c2b0830/2;
L_0x558a2c3dced0 .part v0x558a2c3c4020_0, 26, 6;
L_0x558a2c3dcf70 .part v0x558a2c3c4020_0, 0, 6;
L_0x558a2c3dd010 .part v0x558a2c3c4020_0, 15, 1;
LS_0x558a2c3dd0b0_0_0 .concat [ 1 1 1 1], L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010;
LS_0x558a2c3dd0b0_0_4 .concat [ 1 1 1 1], L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010;
LS_0x558a2c3dd0b0_0_8 .concat [ 1 1 1 1], L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010;
LS_0x558a2c3dd0b0_0_12 .concat [ 1 1 1 1], L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010, L_0x558a2c3dd010;
L_0x558a2c3dd0b0 .concat [ 4 4 4 4], LS_0x558a2c3dd0b0_0_0, LS_0x558a2c3dd0b0_0_4, LS_0x558a2c3dd0b0_0_8, LS_0x558a2c3dd0b0_0_12;
L_0x558a2c3dd480 .part v0x558a2c3c4020_0, 0, 16;
L_0x558a2c3dd730 .concat [ 16 0 0 0], L_0x558a2c3dd480;
L_0x558a2c3dd810 .concat [ 16 16 0 0], L_0x558a2c3dd730, L_0x558a2c3dd0b0;
L_0x558a2c3dd9a0 .part v0x558a2c3c4020_0, 0, 16;
L_0x558a2c3dda90 .concat [ 16 16 0 0], L_0x558a2c3dd9a0, L_0x7ff1954e5ac8;
L_0x558a2c3ddbd0 .part v0x558a2c3c4020_0, 6, 5;
L_0x558a2c3ddcd0 .part v0x558a2c3c4020_0, 16, 5;
S_0x558a2c3b7a80 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x558a2c34ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x558a2c3b7c30_0 .net "clk", 0 0, v0x558a2c3c3930_0;  alias, 1 drivers
v0x558a2c3b7cf0_0 .var "curr_addr", 31 0;
v0x558a2c3b7dd0_0 .net "enable", 0 0, L_0x558a2c3df320;  alias, 1 drivers
v0x558a2c3b7e70_0 .net "next_addr", 31 0, v0x558a2c3c2890_0;  1 drivers
v0x558a2c3b7f50_0 .net "reset", 0 0, v0x558a2c3c41b0_0;  alias, 1 drivers
S_0x558a2c3b8100 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x558a2c34ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x558a2c3b8310_0 .net "clk", 0 0, v0x558a2c3c3930_0;  alias, 1 drivers
v0x558a2c3b83e0_0 .var "data", 31 0;
v0x558a2c3b84a0_0 .net "data_in", 31 0, v0x558a2c3b69c0_0;  alias, 1 drivers
v0x558a2c3b85a0_0 .net "data_out", 31 0, v0x558a2c3b83e0_0;  alias, 1 drivers
v0x558a2c3b8660_0 .net "enable", 0 0, L_0x558a2c3ddde0;  alias, 1 drivers
v0x558a2c3b8770_0 .net "reset", 0 0, v0x558a2c3c41b0_0;  alias, 1 drivers
S_0x558a2c3b88c0 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x558a2c34ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x558a2c3b8b20_0 .net "clk", 0 0, v0x558a2c3c3930_0;  alias, 1 drivers
v0x558a2c3b8c30_0 .var "data", 31 0;
v0x558a2c3b8d10_0 .net "data_in", 31 0, v0x558a2c3b6b80_0;  alias, 1 drivers
v0x558a2c3b8de0_0 .net "data_out", 31 0, v0x558a2c3b8c30_0;  alias, 1 drivers
v0x558a2c3b8ea0_0 .net "enable", 0 0, L_0x558a2c3ddde0;  alias, 1 drivers
v0x558a2c3b8f90_0 .net "reset", 0 0, v0x558a2c3c41b0_0;  alias, 1 drivers
S_0x558a2c3b9100 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x558a2c34ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x558a2c3db870 .functor BUFZ 32, L_0x558a2c3dc480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558a2c3dc8e0 .functor BUFZ 32, L_0x558a2c3dc700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558a2c3b9f90_2 .array/port v0x558a2c3b9f90, 2;
L_0x558a2c3dc9f0 .functor BUFZ 32, v0x558a2c3b9f90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558a2c3b9440_0 .net *"_ivl_0", 31 0, L_0x558a2c3dc480;  1 drivers
v0x558a2c3b9540_0 .net *"_ivl_10", 6 0, L_0x558a2c3dc7a0;  1 drivers
L_0x7ff1954e5a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a2c3b9620_0 .net *"_ivl_13", 1 0, L_0x7ff1954e5a80;  1 drivers
v0x558a2c3b96e0_0 .net *"_ivl_2", 6 0, L_0x558a2c3dc520;  1 drivers
L_0x7ff1954e5a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a2c3b97c0_0 .net *"_ivl_5", 1 0, L_0x7ff1954e5a38;  1 drivers
v0x558a2c3b98f0_0 .net *"_ivl_8", 31 0, L_0x558a2c3dc700;  1 drivers
v0x558a2c3b99d0_0 .net "r_clk", 0 0, v0x558a2c3c3930_0;  alias, 1 drivers
v0x558a2c3b9a70_0 .net "r_clk_enable", 0 0, v0x558a2c3c39d0_0;  alias, 1 drivers
v0x558a2c3b9b30_0 .net "read_data1", 31 0, L_0x558a2c3db870;  alias, 1 drivers
v0x558a2c3b9c10_0 .net "read_data2", 31 0, L_0x558a2c3dc8e0;  alias, 1 drivers
v0x558a2c3b9cf0_0 .net "read_reg1", 4 0, L_0x558a2c3daac0;  alias, 1 drivers
v0x558a2c3b9dd0_0 .net "read_reg2", 4 0, L_0x558a2c3dad20;  alias, 1 drivers
v0x558a2c3b9eb0_0 .net "register_v0", 31 0, L_0x558a2c3dc9f0;  alias, 1 drivers
v0x558a2c3b9f90 .array "registers", 0 31, 31 0;
v0x558a2c3ba560_0 .net "reset", 0 0, v0x558a2c3c41b0_0;  alias, 1 drivers
v0x558a2c3ba600_0 .net "write_control", 0 0, L_0x558a2c3db580;  alias, 1 drivers
v0x558a2c3ba6c0_0 .net "write_data", 31 0, L_0x558a2c3dc0e0;  alias, 1 drivers
v0x558a2c3ba8b0_0 .net "write_reg", 4 0, L_0x558a2c3db3f0;  alias, 1 drivers
L_0x558a2c3dc480 .array/port v0x558a2c3b9f90, L_0x558a2c3dc520;
L_0x558a2c3dc520 .concat [ 5 2 0 0], L_0x558a2c3daac0, L_0x7ff1954e5a38;
L_0x558a2c3dc700 .array/port v0x558a2c3b9f90, L_0x558a2c3dc7a0;
L_0x558a2c3dc7a0 .concat [ 5 2 0 0], L_0x558a2c3dad20, L_0x7ff1954e5a80;
S_0x558a2c375710 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ff195531888 .functor BUFZ 1, C4<z>; HiZ drive
v0x558a2c3c4250_0 .net "clk", 0 0, o0x7ff195531888;  0 drivers
o0x7ff1955318b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558a2c3c42f0_0 .net "data_address", 31 0, o0x7ff1955318b8;  0 drivers
o0x7ff1955318e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558a2c3c43d0_0 .net "data_read", 0 0, o0x7ff1955318e8;  0 drivers
v0x558a2c3c4470_0 .var "data_readdata", 31 0;
o0x7ff195531948 .functor BUFZ 1, C4<z>; HiZ drive
v0x558a2c3c4550_0 .net "data_write", 0 0, o0x7ff195531948;  0 drivers
o0x7ff195531978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558a2c3c4660_0 .net "data_writedata", 31 0, o0x7ff195531978;  0 drivers
S_0x558a2c375ae0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ff195531ac8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558a2c3c4840_0 .net "instr_address", 31 0, o0x7ff195531ac8;  0 drivers
v0x558a2c3c4940_0 .var "instr_readdata", 31 0;
    .scope S_0x558a2c375f10;
T_0 ;
    %wait E_0x558a2c2e8880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %load/vec4 v0x558a2c3b3c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x558a2c3b3570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %ix/getv 4, v0x558a2c3b3e30_0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %ix/getv 4, v0x558a2c3b3e30_0;
    %shiftr 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %ix/getv 4, v0x558a2c3b3e30_0;
    %shiftr/s 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %load/vec4 v0x558a2c3b42b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %load/vec4 v0x558a2c3b42b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x558a2c3b3fd0_0;
    %load/vec4 v0x558a2c3b42b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %pad/s 64;
    %load/vec4 v0x558a2c3b3fd0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x558a2c3b39d0_0, 0, 64;
    %load/vec4 v0x558a2c3b39d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558a2c3b3650_0, 0, 32;
    %load/vec4 v0x558a2c3b39d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558a2c3b3810_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %pad/u 64;
    %load/vec4 v0x558a2c3b4370_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x558a2c3b39d0_0, 0, 64;
    %load/vec4 v0x558a2c3b39d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558a2c3b3650_0, 0, 32;
    %load/vec4 v0x558a2c3b39d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558a2c3b3810_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3fd0_0;
    %mod/s;
    %store/vec4 v0x558a2c3b3650_0, 0, 32;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3fd0_0;
    %div/s;
    %store/vec4 v0x558a2c3b3810_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %mod;
    %store/vec4 v0x558a2c3b3650_0, 0, 32;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %div;
    %store/vec4 v0x558a2c3b3810_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x558a2c3b3ab0_0;
    %store/vec4 v0x558a2c3b3650_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x558a2c3b3ab0_0;
    %store/vec4 v0x558a2c3b3810_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3fd0_0;
    %add;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %add;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %sub;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %and;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %or;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %xor;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %or;
    %inv;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3fd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x558a2c3b33d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3fd0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b3b90_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b34b0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b4130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b41f0_0;
    %and;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b41f0_0;
    %or;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x558a2c3b42b0_0;
    %load/vec4 v0x558a2c3b41f0_0;
    %xor;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x558a2c3b41f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b4480_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x558a2c3b3f10_0;
    %load/vec4 v0x558a2c3b4070_0;
    %add;
    %store/vec4 v0x558a2c3b38f0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x558a2c3b4480_0;
    %store/vec4 v0x558a2c3b3d50_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558a2c34fbd0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x558a2c3b4d60_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x558a2c3b4f30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b4ff0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x558a2c3b48d0_0, 0, 16;
    %load/vec4 v0x558a2c3b4d60_0;
    %load/vec4 v0x558a2c3b4f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b4ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b48d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b4990_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x558a2c3b4990_0 {0 0 0};
    %load/vec4 v0x558a2c3b4990_0;
    %store/vec4 v0x558a2c3b4a70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x558a2c3b4c00_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x558a2c3b4ca0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x558a2c3b4e40_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x558a2c3b50d0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x558a2c3b4770_0, 0, 6;
    %load/vec4 v0x558a2c3b50d0_0;
    %load/vec4 v0x558a2c3b4770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b4a70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558a2c3b4f30_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x558a2c3b4ff0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x558a2c3b4e40_0 {0 0 0};
    %load/vec4 v0x558a2c3b4e40_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x558a2c3b4830_0;
    %load/vec4 v0x558a2c3b4b30_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x558a2c3b46b0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558a2c3b9100;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a2c3b9f90, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x558a2c3b9100;
T_3 ;
    %wait E_0x558a2c2e8f30;
    %load/vec4 v0x558a2c3ba560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558a2c3b9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x558a2c3ba600_0;
    %load/vec4 v0x558a2c3ba8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x558a2c3ba6c0_0;
    %load/vec4 v0x558a2c3ba8b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a2c3b9f90, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558a2c3b5e50;
T_4 ;
    %wait E_0x558a2c2b0830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %load/vec4 v0x558a2c3b6fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x558a2c3b6850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x558a2c3b7340_0;
    %ix/getv 4, v0x558a2c3b71a0_0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x558a2c3b7340_0;
    %ix/getv 4, v0x558a2c3b71a0_0;
    %shiftr 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x558a2c3b7340_0;
    %ix/getv 4, v0x558a2c3b71a0_0;
    %shiftr/s 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x558a2c3b7340_0;
    %load/vec4 v0x558a2c3b7680_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x558a2c3b7340_0;
    %load/vec4 v0x558a2c3b7680_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x558a2c3b7340_0;
    %load/vec4 v0x558a2c3b7680_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x558a2c3b7280_0;
    %pad/s 64;
    %load/vec4 v0x558a2c3b7340_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x558a2c3b6d40_0, 0, 64;
    %load/vec4 v0x558a2c3b6d40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558a2c3b69c0_0, 0, 32;
    %load/vec4 v0x558a2c3b6d40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558a2c3b6b80_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x558a2c3b7680_0;
    %pad/u 64;
    %load/vec4 v0x558a2c3b7740_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x558a2c3b6d40_0, 0, 64;
    %load/vec4 v0x558a2c3b6d40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558a2c3b69c0_0, 0, 32;
    %load/vec4 v0x558a2c3b6d40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558a2c3b6b80_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7340_0;
    %mod/s;
    %store/vec4 v0x558a2c3b69c0_0, 0, 32;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7340_0;
    %div/s;
    %store/vec4 v0x558a2c3b6b80_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %mod;
    %store/vec4 v0x558a2c3b69c0_0, 0, 32;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %div;
    %store/vec4 v0x558a2c3b6b80_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x558a2c3b6e20_0;
    %store/vec4 v0x558a2c3b69c0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x558a2c3b6e20_0;
    %store/vec4 v0x558a2c3b6b80_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7340_0;
    %add;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %add;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %sub;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %and;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %or;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %xor;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %or;
    %inv;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7740_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x558a2c3b66b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7340_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b6f00_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x558a2c3b7280_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3b6790_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b74d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b75c0_0;
    %and;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b75c0_0;
    %or;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x558a2c3b7680_0;
    %load/vec4 v0x558a2c3b75c0_0;
    %xor;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x558a2c3b75c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b7850_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x558a2c3b7280_0;
    %load/vec4 v0x558a2c3b7410_0;
    %add;
    %store/vec4 v0x558a2c3b6c60_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x558a2c3b7850_0;
    %store/vec4 v0x558a2c3b70c0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558a2c3b88c0;
T_5 ;
    %wait E_0x558a2c2e8f30;
    %load/vec4 v0x558a2c3b8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a2c3b8c30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558a2c3b8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x558a2c3b8d10_0;
    %assign/vec4 v0x558a2c3b8c30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558a2c3b8100;
T_6 ;
    %wait E_0x558a2c2e8f30;
    %load/vec4 v0x558a2c3b8770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a2c3b83e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558a2c3b8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x558a2c3b84a0_0;
    %assign/vec4 v0x558a2c3b83e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558a2c3b7a80;
T_7 ;
    %wait E_0x558a2c2e8f30;
    %load/vec4 v0x558a2c3b7f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x558a2c3b7cf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558a2c3b7dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x558a2c3b7e70_0;
    %assign/vec4 v0x558a2c3b7cf0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558a2c34ffa0;
T_8 ;
    %wait E_0x558a2c2e8f30;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x558a2c3c32f0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x558a2c3c1480_0, v0x558a2c3c0380_0, v0x558a2c3c2ed0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x558a2c3c2bc0_0, v0x558a2c3c2d60_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x558a2c3c2af0_0, v0x558a2c3c2c90_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x558a2c3c2f90_0, v0x558a2c3c3420_0, v0x558a2c3c3150_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x558a2c3c27d0_0, v0x558a2c3c3590_0, v0x558a2c3c34f0_0, v0x558a2c3c18e0_0, v0x558a2c3c1150_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x558a2c3c0aa0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x558a2c34ffa0;
T_9 ;
    %wait E_0x558a2c2e77d0;
    %load/vec4 v0x558a2c3c0680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x558a2c3c0b90_0;
    %load/vec4 v0x558a2c3c07e0_0;
    %add;
    %store/vec4 v0x558a2c3c2890_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558a2c3c1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x558a2c3c0b90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x558a2c3c1480_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x558a2c3c2890_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x558a2c3c15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x558a2c3c2af0_0;
    %store/vec4 v0x558a2c3c2890_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x558a2c3c0b90_0;
    %store/vec4 v0x558a2c3c2890_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558a2c34ffa0;
T_10 ;
    %wait E_0x558a2c2e8f30;
    %load/vec4 v0x558a2c3c32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3c0a00_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x558a2c3c0aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x558a2c3c0a00_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558a2c362dc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3c3930_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 5000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x558a2c3c3930_0;
    %inv;
    %store/vec4 v0x558a2c3c3930_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x558a2c362dc0;
T_12 ;
    %fork t_1, S_0x558a2c3536e0;
    %jmp t_0;
    .scope S_0x558a2c3536e0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3c41b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a2c3c39d0_0, 0, 1;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a2c3c41b0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a2c3c3c50_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.1 ;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %load/vec4 v0x558a2c3b54e0_0;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %load/vec4 v0x558a2c3b54e0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x558a2c3b57d0_0, 0, 32;
    %load/vec4 v0x558a2c3b55c0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b5210_0, 0, 18;
    %load/vec4 v0x558a2c3b5210_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x558a2c3b5210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b5310_0, 0, 32;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x558a2c3b5310_0;
    %add;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 5 113 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3c40c0_0;
    %load/vec4 v0x558a2c3b57d0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 125 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x558a2c3b57d0_0, v0x558a2c3c40c0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 5 127 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x558a2c3b54e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x558a2c3b5be0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.15, 5;
    %jmp/1 T_12.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %load/vec4 v0x558a2c3b54e0_0;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x558a2c3b5be0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3c3c50_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3c3d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 5 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.17 ;
    %load/vec4 v0x558a2c3c3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 5 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.19 ;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 5 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.21 ;
    %load/vec4 v0x558a2c3b5be0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x558a2c3b5be0_0, 0, 32;
    %load/vec4 v0x558a2c3b54e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %jmp T_12.14;
T_12.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.23, 5;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %load/vec4 v0x558a2c3b54e0_0;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %load/vec4 v0x558a2c3b54e0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x558a2c3b57d0_0, 0, 32;
    %load/vec4 v0x558a2c3b55c0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558a2c3b5210_0, 0, 18;
    %load/vec4 v0x558a2c3b5210_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %load/vec4 v0x558a2c3b5210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b5310_0, 0, 32;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x558a2c3b5310_0;
    %add;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 5 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3c40c0_0;
    %load/vec4 v0x558a2c3b57d0_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 5 187 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x558a2c3b57d0_0, v0x558a2c3c40c0_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.30, 4;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 5 189 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.31 ;
    %load/vec4 v0x558a2c3b54e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %jmp T_12.22;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x558a2c3b5be0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.33, 5;
    %jmp/1 T_12.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %load/vec4 v0x558a2c3b54e0_0;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a2c3b5be0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3c3c50_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3c3d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 5 211 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.35 ;
    %load/vec4 v0x558a2c3c3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.36, 8;
    %jmp T_12.37;
T_12.36 ;
    %vpi_call/w 5 212 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.37 ;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.38, 4;
    %jmp T_12.39;
T_12.38 ;
    %vpi_call/w 5 214 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.39 ;
    %load/vec4 v0x558a2c3b5be0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x558a2c3b5be0_0, 0, 32;
    %load/vec4 v0x558a2c3b54e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %jmp T_12.32;
T_12.33 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.41, 5;
    %jmp/1 T_12.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %load/vec4 v0x558a2c3b54e0_0;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %load/vec4 v0x558a2c3b54e0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x558a2c3b57d0_0, 0, 32;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.42, 4;
    %jmp T_12.43;
T_12.42 ;
    %vpi_call/w 5 235 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.43 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x558a2c3b58b0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558a2c3b5990_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558a2c3b5b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a2c3b55c0_0, 0, 16;
    %load/vec4 v0x558a2c3b58b0_0;
    %load/vec4 v0x558a2c3b5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a2c3b55c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a2c3b56f0_0, 0, 32;
    %load/vec4 v0x558a2c3b56f0_0;
    %store/vec4 v0x558a2c3c4020_0, 0, 32;
    %wait E_0x558a2c2e8f30;
    %delay 2, 0;
    %load/vec4 v0x558a2c3c40c0_0;
    %load/vec4 v0x558a2c3b57d0_0;
    %cmp/e;
    %jmp/0xz  T_12.44, 4;
    %jmp T_12.45;
T_12.44 ;
    %vpi_call/w 5 247 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x558a2c3b57d0_0, v0x558a2c3c40c0_0 {0 0 0};
T_12.45 ;
    %load/vec4 v0x558a2c3b53f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558a2c3b53f0_0, 0, 32;
    %load/vec4 v0x558a2c3c3ec0_0;
    %load/vec4 v0x558a2c3b53f0_0;
    %cmp/e;
    %jmp/0xz  T_12.46, 4;
    %jmp T_12.47;
T_12.46 ;
    %vpi_call/w 5 249 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x558a2c3b53f0_0, v0x558a2c3c3ec0_0 {0 0 0};
T_12.47 ;
    %load/vec4 v0x558a2c3b54e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558a2c3b54e0_0, 0, 5;
    %jmp T_12.40;
T_12.41 ;
    %pop/vec4 1;
    %end;
    .scope S_0x558a2c362dc0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/bgezl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
