INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/LogicCircuit_1Bit_20335015.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicCircuit_1Bit_20335015'
WARNING: [VRFC 10-3093] actual for formal port 'in0' is neither a static name nor a globally static expression [C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/LogicCircuit_1Bit_20335015.vhd:24]
