<module name="PRUSS1_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_REVID" acronym="PRUSS_REVID" offset="0x0" page="2" width="32" description="The Revision Register contains the ID and revision information.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_SYSCFG" acronym="PRUSS_SYSCFG" offset="0x4" page="2" width="32" description="The System Configuration Register defines the power IDLE and STANDBY modes.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SUB_MWAIT" width="1" begin="5" end="5" resetval="0x0" description="Status bit for wait state. 0x0 = Ready for Transaction 0x1 = Wait until 0" range="" rwaccess="R"/>
    <bitfield id="STANDBY_INIT" width="1" begin="4" end="4" resetval="0x1" description="0x1 = Initiate standby sequence. 0x0 = Enable OCP master ports." range="" rwaccess="RW"/>
    <bitfield id="STANDBY_MODE" width="2" begin="3" end="2" resetval="0x2" description="0x0 = Force standby mode: Initiator unconditionally in standby (standby = 1) 0x1 = No standby mode: Initiator unconditionally out of standby (standby = 0) 0x2 = Smart standby mode: Standby requested by initiator depending on internal conditions 0x3 = Reserved" range="" rwaccess="RW"/>
    <bitfield id="IDLE_MODE" width="2" begin="1" end="0" resetval="0x2" description="0x0 = Force-idle mode 0x1 = No-idle mode 0x2 = Smart-idle mode 0x3 = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_GPCFG0" acronym="PRUSS_GPCFG0" offset="0x8" page="2" width="32" description="The General Purpose Configuration 0 Register defines the GPIO configuration for PRU0.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PR1_PRU0_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="Reserved. Keep at reset value." range="" rwaccess="R/W"/>
    <bitfield id="PRU0_GPO_SH_SEL" width="1" begin="25" end="25" resetval="0x0" description="Defines which shadow register is currently getting used for GPO shifting. 0x0 = gpo_sh0 is selected 0x1 = gpo_sh1 is selected" range="" rwaccess="R"/>
    <bitfield id="PRU0_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="Divisor value (divide by PRU0_GPO_DIV1 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="Divisor value (divide by PRU0_GPO_DIV0 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="0x0 = Direct output mode 0x1 = Serial output mode" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="Start Bit event for 28-bit shift mode. PRU0_GPI_SB (pru0_r31_status[29]) is set when first capture of a 1 on pru0_r31_status[0]. Read 1: Start Bit event occurred. Read 0: Start Bit event has not occurred. Write 1: Will clear PRU0_GPI_SB and clear the whole shift register. Write 0: No Effect." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="Divisor value (divide by PRU0_GPI_DIV1 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="Divisor value (divide by PRU0_GPI_DIV0 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="Parallel 16-bit capture mode clock edge. 0x0 = Use the positive edge of pru0_r31_status[16] 0x1 = Use the negative edge of pru0_r31_status[16]" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="0x0 = Direct input mode 0x1 = 16-bit parallel capture mode 0x2 = 28-bit shift mode 0x3 = MII_RT mode" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_GPCFG1" acronym="PRUSS_GPCFG1" offset="0xC" page="2" width="32" description="The General Purpose Configuration 1 Register defines the GPI O configuration for PRU1.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PR1_PRU1_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="Reserved. Keep at reset value." range="" rwaccess="R/W"/>
    <bitfield id="PRU1_GPO_SH_SEL" width="1" begin="25" end="25" resetval="0x0" description="Defines which shadow register is currently getting used for GPO shifting. 0x0 = gpo_sh0 is selected 0x1 = gpo_sh1 is selected" range="" rwaccess="R"/>
    <bitfield id="PRU1_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="Divisor value (divide by PRU1_GPO_DIV1 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="Divisor value (divide by PRU1_GPO_DIV0 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="0x0 = Direct output mode 0x1 = Serial output mode" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="28-bit shift mode Start Bit event. PRU1_GPI_SB (pru1_r31_status[29]) is set when first capture of a 1 on pru1_r31_status[0]. Read 1: Start Bit event occurred. Read 0: Start Bit event has not occurred. Write 1: Will clear PRU1_GPI_SB and clear the whole shift register. Write 0: No Effect." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="Divisor value (divide by PRU1_GPI_DIV1 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="Divisor value (divide by PRU1_GPI_DIV0 + 1). 0x00 = div 1.0 0x01 = div 1.5 0x02 = div 2.0 .. 0x1e = div 16.0 0x1f = reserved" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="Parallel 16-bit capture mode clock edge. 0x0 = Use the positive edge of pru1_r31_status[16] 0x1 = Use the negative edge of pru1_r31_status[16]" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="0x0 = Direct input mode 0x1 = 16-bit parallel capture mode 0x2 = 28-bit shift mode 0x3 = MII_RT mode" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_CGR" acronym="PRUSS_CGR" offset="0x10" page="2" width="32" description="The Clock Gating Register controls the state of Clock Management of the different modules. Software should not clear {module}_CLK_EN until {module}_CLK_STOP_ACK is 0x1.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IEP_CLK_EN" width="1" begin="17" end="17" resetval="0x1" description="IEP clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="IEP_CLK_STOP_ACK" width="1" begin="16" end="16" resetval="0x0" description="Acknowledgement that IEP clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="IEP_CLK_STOP_REQ" width="1" begin="15" end="15" resetval="0x0" description="IEP request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
    <bitfield id="ECAP_CLK_EN" width="1" begin="14" end="14" resetval="0x1" description="ECAP clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="ECAP_CLK_STOP_ACK" width="1" begin="13" end="13" resetval="0x0" description="Acknowledgement that ECAP clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="ECAP_CLK_STOP_REQ" width="1" begin="12" end="12" resetval="0x0" description="ECAP request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
    <bitfield id="UART_CLK_EN" width="1" begin="11" end="11" resetval="0x1" description="UART clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="UART_CLK_STOP_ACK" width="1" begin="10" end="10" resetval="0x0" description="Acknowledgement that UART clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="UART_CLK_STOP_REQ" width="1" begin="9" end="9" resetval="0x0" description="UART request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
    <bitfield id="PRUSS_INTC_CLK_EN" width="1" begin="8" end="8" resetval="0x1" description="PRUSS_INTC clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="PRUSS_INTC_CLK_STOP_ACK" width="1" begin="7" end="7" resetval="0x0" description="Acknowledgement that PRUSS_INTC clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="PRUSS_INTC_CLK_STOP_REQ" width="1" begin="6" end="6" resetval="0x0" description="PRUSS_INTC request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
    <bitfield id="PRU1_CLK_EN" width="1" begin="5" end="5" resetval="0x1" description="PRU1 clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="PRU1_CLK_STOP_ACK" width="1" begin="4" end="4" resetval="0x0" description="Acknowledgement that PRU1 clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="PRU1_CLK_STOP_REQ" width="1" begin="3" end="3" resetval="0x0" description="PRU1 request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
    <bitfield id="PRU0_CLK_EN" width="1" begin="2" end="2" resetval="0x1" description="PRU0 clock enable. 0x0 = Disable Clock 0x1 = Enable Clock" range="" rwaccess="RW"/>
    <bitfield id="PRU0_CLK_STOP_ACK" width="1" begin="1" end="1" resetval="0x0" description="Acknowledgement that PRU0 clock can be stopped. 0x0 = Not Ready to Gate Clock 0x1 = Ready to Gate Clock" range="" rwaccess="R"/>
    <bitfield id="PRU0_CLK_STOP_REQ" width="1" begin="0" end="0" resetval="0x0" description="PRU0 request to stop clock. 0x0 = do not request to stop Clock 0x1 = request to stop Clock" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ISRP" acronym="PRUSS_ISRP" offset="0x14" page="2" width="32" description="The IRQ Status Raw Parity register is a snapshot of the IRQ raw status for the PRUSS memory parity events. The raw status is set even if the event is not enabled.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RAM_PE_RAW" width="4" begin="19" end="16" resetval="0x0" description="RAM Parity Error RAW for Byte3, Byte2, Byte1, Byte0. Note RAM_PE_RAW[0] maps to Byte0. Write 0: No action. Read 0: No event pending. Read 1: Event pending. Write 1: Set event (debug)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_DMEM_PE_RAW" width="4" begin="15" end="12" resetval="0x0" description="PRU1 DMEM Parity Error RAW for Byte3, Byte2, Byte1, Byte0. Note PRU1_DMEM_PE_RAW[0] maps to Byte0. Write 0: No action. Read 0: No event pending. Read 1: Event pending. Write 1: Set event (debug)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_IMEM_PE_RAW" width="4" begin="11" end="8" resetval="0x0" description="PRU1 IMEM Parity Error RAW for Byte3, Byte2, Byte1, Byte0. Note PRU1_IMEM_PE_RAW[0] maps to Byte0. Write 0: No action. Read 0: No event pending. Read 1: Event pending. Write 1: Set event (debug)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_DMEM_PE_RAW" width="4" begin="7" end="4" resetval="0x0" description="PRU0 DMEM Parity Error RAW for Byte3, Byte2, Byte1, Byte0. Note PRU0_DMEM_PE_RAW[0] maps to Byte0. Write 0: No action. Read 0: No event pending. Read 1: Event pending. Write 1: Set event (debug)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_IMEM_PE_RAW" width="4" begin="3" end="0" resetval="0x0" description="PRU0 IMEM Parity Error RAW for Byte3, Byte2, Byte1, Byte0. Note PRU0_IRAM_PE_RAW[0] maps to Byte0. Write 0: No action. Read 0: No event pending. Read 1: Event pending. Write 1: Set event (debug)." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ISP" acronym="PRUSS_ISP" offset="0x18" page="2" width="32" description="The IRQ Status Parity Register is a snapshot of the IRQ status for the PRUSS memory parity events. The status is set only if the event is enabled. Write 1 to clear the status after the interrupt has been serviced.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RAM_PE" width="4" begin="19" end="16" resetval="0x0" description="RAM Parity Error for Byte3, Byte2, Byte1, Byte0. Note RAM_PE[0] maps to Byte0. Write 0: No action. Read 0: No (enabled) event pending. Read 1: Event pending. Write 1: Clear event." range="" rwaccess="RW"/>
    <bitfield id="PRU1_DMEM_PE" width="4" begin="15" end="12" resetval="0x0" description="PRU1 DMEM Parity Error for Byte3, Byte2, Byte1, Byte0. Note PRU1_DMEM_PE[0] maps to Byte0. Write 0: No action. Read 0: No (enabled) event pending. Read 1: Event pending. Write 1: Clear event." range="" rwaccess="RW"/>
    <bitfield id="PRU1_IMEM_PE" width="4" begin="11" end="8" resetval="0x0" description="PRU1 IMEM Parity Error for Byte3, Byte2, Byte1, Byte0. Note PRU1_IMEM_PE[0] maps to Byte0. Write 0: No action. Read 0: No (enabled) event pending. Read 1: Event pending. Write 1: Clear event." range="" rwaccess="RW"/>
    <bitfield id="PRU0_DMEM_PE" width="4" begin="7" end="4" resetval="0x0" description="PRU0 DMEM Parity Error for Byte3, Byte2, Byte1, Byte0. Note PRU0_DMEM_PE[0] maps to Byte0. Write 0: No action. Read 0: No(enabled) event pending. Read 1: Event pending. Write 1: Clear event." range="" rwaccess="RW"/>
    <bitfield id="PRU0_IMEM_PE" width="4" begin="3" end="0" resetval="0x0" description="PRU0 IMEM Parity Error for Byte3, Byte2, Byte1, Byte0. Note PRU0_IMEM_PE[0] maps to Byte0. Write 0: No action. Read 0: No (enabled) event pending. Read 1: Event pending. Write 1: Clear event." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_IESP" acronym="PRUSS_IESP" offset="0x1C" page="2" width="32" description="The IRQ Enable Set Parity Register enables the IRQ PRUSS memory parity events.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RAM_PE_SET" width="4" begin="19" end="16" resetval="0x0" description="RAM Parity Error Set Enable for Byte3, Byte2, Byte1, Byte0. Note RAM_PE_SET[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU1_DMEM_PE_SET" width="4" begin="15" end="12" resetval="0x0" description="PRU1 DMEM Parity Error Set Enable for Byte3, Byte2, Byte1, Byte0. Note PRU1_DMEM_PE_SET[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU1_IMEM_PE_SET" width="4" begin="11" end="8" resetval="0x0" description="PRU1 IMEM Parity Error Set Enable for Byte3, Byte2, Byte1, Byte0. Note PRU1_IMEM_PE_SET[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU0_DMEM_PE_SET" width="4" begin="7" end="4" resetval="0x0" description="PRU0 DMEM Parity Error Set Enable for Byte3, Byte2, Byte1, Byte0. Note PRU0_DMEM_PE_SET[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU0_IMEM_PE_SET" width="4" begin="3" end="0" resetval="0x0" description="PRU0 IMEM Parity Error Set Enable for Byte3, Byte2, Byte1, Byte0. Note PRU0_IMEM_PE_SET[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Enable interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_IECP" acronym="PRUSS_IECP" offset="0x20" page="2" width="32" description="The IRQ Enable Clear Parity Register disables the IRQ PRUSS memory parity events.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRU1_DMEM_PE_CLR" width="4" begin="15" end="12" resetval="0x0" description="PRU1 DMEM Parity Error Clear Enable for Byte3, Byte2, Byte1, Byte0. Note PRU1_DMEM_PE_CLR[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU1_IMEM_PE_CLR" width="4" begin="11" end="8" resetval="0x0" description="PRU1 IMEM Parity Error Clear Enable for Byte3, Byte2, Byte1, Byte0. Note PRU1_IMEM_PE_CLR[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU0_DMEM_PE_CLR" width="4" begin="7" end="4" resetval="0x0" description="PRU0 DMEM Parity Error Clear Enable for Byte3, Byte2, Byte1, Byte0. Note PRU0_DMEM_PE_CLR[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="PRU0_IMEM_PE_CLR" width="4" begin="3" end="0" resetval="0x0" description="PRU0 IMEM Parity Error Clear Enable for Byte3, Byte2, Byte1, Byte0. Note PRU0_IMEM_PE_CLR[0] maps to Byte0. Write 0: No action. Read 0: Interrupt disabled (masked). Read 1: Interrupt enabled. Write 1: Disable interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_PMAO" acronym="PRUSS_PMAO" offset="0x28" page="2" width="32" description="The PRU Master OCP Address Offset Register enables for the PRU OCP Master Port Address to have an offset of minus 0x0008_0000. This enables the PRU to access External Host address space starting at 0x0000_0000.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PMAO_PRU1" width="1" begin="1" end="1" resetval="0x0" description="PRU1 OCP Master Port Address Offset Enable. 0x0 = Disable address offset. 0x1 = Enable address offset of -0x0008_0000." range="" rwaccess="RW"/>
    <bitfield id="PMAO_PRU0" width="1" begin="0" end="0" resetval="0x0" description="PRU0 OCP Master Port Address Offset Enable. 0x0 = Disable address offset. 0x1 = Enable address offset of -0x0008_0000." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT" acronym="PRUSS_MII_RT" offset="0x2C" page="2" width="32" description="The MII_RT Event Enable Register enables MII_RT mode events to the PRUSS.PRUSS_INTC.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_EN" width="1" begin="0" end="0" resetval="0x0" description="IEP clock source 0x0 = IEP_CLK is the source 0x1 = ICLK is the source. While this is selected no transactions should be active. It can only be cleared by a hardware reset." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_IEPCLK" acronym="PRUSS_IEPCLK" offset="0x30" page="2" width="32" description="The IEP Clock Source Register defines the source of the IEP clock.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_EN" width="1" begin="0" end="0" resetval="0x0" description="IEP clock source 0x0 = IEP_CLK is the source 0x1 = ICLK is the source. While this is selected no transactions should be active. It can only be cleared by a hardware reset." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_SPP" acronym="PRUSS_SPP" offset="0x34" page="2" width="32" description="The Scratch Pad Priority and Configuration Register defines the access priority assigned to the PRU cores and configures the scratch pad XFR shift functionality.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XFR_SHIFT_EN" width="1" begin="1" end="1" resetval="0x0" description="Enables XIN XOUT shift functionality. When enabled, R0[4:0] (internal to PRU) defines the 32-bit offset for XIN and XOUT operations with the scratch pad. 0x0 = Disabled. 0x1 = Enabled." range="" rwaccess="RW"/>
    <bitfield id="PRU1_PAD_HP_EN" width="1" begin="0" end="0" resetval="0x0" description="Defines which PRU wins write cycle arbitration to a common scratch pad bank. The PRU which has higher priority will always perform the write cycle with no wait states. The lower PRU will get stalled wait states until higher PRU is not performing write cycles. If the lower priority PRU writes to the same byte has the higher priority PRU, then the lower priority PRU will over write the bytes. 0x0 = PRU0 has highest priority. 0x1 = PRU1 has highest priority." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_PIN_MX" acronym="PRUSS_PIN_MX" offset="0x40" page="2" width="32" description="The Pin Mux Select Register defines the state of the PRUSS internal pinmuxing.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved. Always write 0." range="" rwaccess="R"/>
    <bitfield id="PWM3_REMAP_EN" width="1" begin="9" end="9" resetval="0x0" description="UNUSED IN THIS DEVICE" range="" rwaccess="RW"/>
    <bitfield id="PWM0_REMAP_EN" width="1" begin="8" end="8" resetval="0x0" description="If enabled, host intr6 of PRUSS2 controls epwm_sync_in of PWMSS1 instead of ehrpwm1_synci device pin" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
</module>
