{"name":"tomasulo-processor","tagline":"A Tomasulo-based processor system in VHDL","body":"tomasulo-processor\r\n==================\r\n\r\nA Tomasulo-based processor system in VHDL\r\n\r\nDeveloped in summer 2011 for USC's Digital Design Tools & Techniques (EE645) course.\r\n\r\nImplemented a Tomasulo-based processor system in VHDL on a Nexys 3 FPGA. The architecture supported basic MIPS ISA instructions, complete with IFQ, dispatch units, BPB, RAS, FRL, PRF, CFC, functional units, CDB, instruction and data caches, ROB, LSQ, store buffer.\r\n","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}