// Seed: 1838512863
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3
    , id_5
);
  assign id_5[-1] = 1;
  assign id_5[""] = id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd60
) (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13,
    output tri0 id_14,
    output tri0 _id_15,
    output wand id_16,
    output uwire id_17,
    output supply0 id_18
);
  generate
    logic [id_15 : -1] id_20 = -1'b0;
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_13,
      id_6,
      id_5
  );
endmodule
