<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p671" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_671{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_671{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_671{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_671{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_671{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_671{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_671{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t8_671{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_671{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_671{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_671{left:70px;bottom:945px;}
#tc_671{left:96px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_671{left:96px;bottom:932px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_671{left:70px;bottom:905px;}
#tf_671{left:96px;bottom:909px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_671{left:96px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_671{left:70px;bottom:866px;}
#ti_671{left:96px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_671{left:70px;bottom:843px;}
#tk_671{left:96px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_671{left:96px;bottom:822px;}
#tm_671{left:122px;bottom:822px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#tn_671{left:122px;bottom:805px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#to_671{left:96px;bottom:781px;}
#tp_671{left:122px;bottom:781px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tq_671{left:96px;bottom:756px;}
#tr_671{left:122px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_671{left:70px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tt_671{left:70px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tu_671{left:70px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_671{left:70px;bottom:639px;letter-spacing:0.15px;}
#tw_671{left:152px;bottom:639px;letter-spacing:0.17px;word-spacing:-0.04px;}
#tx_671{left:70px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_671{left:70px;bottom:599px;letter-spacing:-0.18px;word-spacing:-0.97px;}
#tz_671{left:807px;bottom:599px;letter-spacing:-0.11px;}
#t10_671{left:70px;bottom:582px;letter-spacing:-0.29px;word-spacing:-0.03px;}
#t11_671{left:70px;bottom:251px;letter-spacing:0.17px;}
#t12_671{left:151px;bottom:251px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t13_671{left:150px;bottom:225px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t14_671{left:70px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_671{left:70px;bottom:183px;letter-spacing:-0.15px;}
#t16_671{left:70px;bottom:157px;}
#t17_671{left:96px;bottom:160px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t18_671{left:96px;bottom:144px;letter-spacing:-0.12px;}
#t19_671{left:70px;bottom:117px;}
#t1a_671{left:96px;bottom:121px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1b_671{left:225px;bottom:524px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1c_671{left:324px;bottom:524px;letter-spacing:0.15px;word-spacing:-0.05px;}
#t1d_671{left:75px;bottom:504px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1e_671{left:196px;bottom:504px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1f_671{left:277px;bottom:504px;letter-spacing:-0.13px;}
#t1g_671{left:339px;bottom:504px;letter-spacing:-0.13px;}
#t1h_671{left:75px;bottom:481px;letter-spacing:-0.17px;}
#t1i_671{left:196px;bottom:481px;letter-spacing:-0.13px;}
#t1j_671{left:277px;bottom:481px;letter-spacing:-0.18px;}
#t1k_671{left:339px;bottom:481px;letter-spacing:-0.11px;}
#t1l_671{left:75px;bottom:458px;letter-spacing:-0.16px;}
#t1m_671{left:196px;bottom:458px;letter-spacing:-0.15px;}
#t1n_671{left:277px;bottom:458px;letter-spacing:-0.15px;}
#t1o_671{left:339px;bottom:458px;letter-spacing:-0.11px;}
#t1p_671{left:75px;bottom:435px;letter-spacing:-0.16px;}
#t1q_671{left:196px;bottom:435px;letter-spacing:-0.14px;}
#t1r_671{left:277px;bottom:435px;letter-spacing:-0.14px;}
#t1s_671{left:339px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_671{left:339px;bottom:419px;letter-spacing:-0.12px;}
#t1u_671{left:339px;bottom:402px;letter-spacing:-0.11px;}
#t1v_671{left:75px;bottom:379px;letter-spacing:-0.15px;}
#t1w_671{left:196px;bottom:379px;letter-spacing:-0.15px;}
#t1x_671{left:277px;bottom:379px;letter-spacing:-0.15px;}
#t1y_671{left:339px;bottom:379px;letter-spacing:-0.12px;}
#t1z_671{left:75px;bottom:356px;letter-spacing:-0.16px;}
#t20_671{left:196px;bottom:356px;letter-spacing:-0.15px;}
#t21_671{left:277px;bottom:356px;letter-spacing:-0.16px;}
#t22_671{left:339px;bottom:356px;letter-spacing:-0.11px;}
#t23_671{left:339px;bottom:339px;letter-spacing:-0.11px;}
#t24_671{left:339px;bottom:322px;letter-spacing:-0.11px;}

.s1_671{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_671{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_671{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_671{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_671{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_671{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_671{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_671{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_671{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts671" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg671Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg671" style="-webkit-user-select: none;"><object width="935" height="1210" data="671/671.svg" type="image/svg+xml" id="pdf671" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_671" class="t s1_671">Vol. 3B </span><span id="t2_671" class="t s1_671">18-33 </span>
<span id="t3_671" class="t s2_671">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_671" class="t s3_671">of parameters for the main execution function call. A long list of such parameters returned by the leaf functions </span>
<span id="t5_671" class="t s3_671">would serve to flush the data captured in the LBR stack, often losing the main execution context. </span>
<span id="t6_671" class="t s3_671">When the call stack feature is enabled, the LBR stack will capture unfiltered call data normally, but as return </span>
<span id="t7_671" class="t s3_671">instructions are executed the last captured branch record is flushed from the on-chip registers in a last-in first-out </span>
<span id="t8_671" class="t s3_671">(LIFO) manner. Thus, branch information relative to leaf functions will not be captured, while preserving the call </span>
<span id="t9_671" class="t s3_671">stack information of the main line execution path. </span>
<span id="ta_671" class="t s3_671">The configuration of the call stack facility is summarized below: </span>
<span id="tb_671" class="t s4_671">• </span><span id="tc_671" class="t s3_671">Set IA32_DEBUGCTL.LBR (bit 0) to enable the LBR stack to capture branch records. The source and target </span>
<span id="td_671" class="t s3_671">addresses of the call branches will be captured in the 16 pairs of From/To LBR MSRs that form the LBR stack. </span>
<span id="te_671" class="t s4_671">• </span><span id="tf_671" class="t s3_671">Program the Top of Stack (TOS) MSR that points to the last valid from/to pair. This register is incremented by </span>
<span id="tg_671" class="t s3_671">1, modulo 16, before recording the next pair of addresses. </span>
<span id="th_671" class="t s4_671">• </span><span id="ti_671" class="t s3_671">Program the branch filtering bits of MSR_LBR_SELECT (bits 0:8) as desired. </span>
<span id="tj_671" class="t s4_671">• </span><span id="tk_671" class="t s3_671">Program the MSR_LBR_SELECT to enable LIFO filtering of return instructions with: </span>
<span id="tl_671" class="t s3_671">— </span><span id="tm_671" class="t s3_671">The following bits in MSR_LBR_SELECT must be set to ‘1’: JCC, NEAR_IND_JMP, NEAR_REL_JMP, </span>
<span id="tn_671" class="t s3_671">FAR_BRANCH, EN_CALLSTACK; </span>
<span id="to_671" class="t s3_671">— </span><span id="tp_671" class="t s3_671">The following bits in MSR_LBR_SELECT must be cleared: NEAR_REL_CALL, NEAR-IND_CALL, NEAR_RET; </span>
<span id="tq_671" class="t s3_671">— </span><span id="tr_671" class="t s3_671">At most one of CPL_EQ_0, CPL_NEQ_0 is set. </span>
<span id="ts_671" class="t s3_671">Note that when call stack profiling is enabled, “zero length calls” are excluded from writing into the LBRs. (A “zero </span>
<span id="tt_671" class="t s3_671">length call” uses the attribute of the call instruction to push the immediate instruction pointer on to the stack and </span>
<span id="tu_671" class="t s3_671">then pops off that address into a register. This is accomplished without any matching return on the call.) </span>
<span id="tv_671" class="t s5_671">18.11.1 </span><span id="tw_671" class="t s5_671">LBR Stack Enhancement </span>
<span id="tx_671" class="t s3_671">Processors based on Haswell microarchitecture provide 16 pairs of MSR to record last branch record information. </span>
<span id="ty_671" class="t s3_671">The layout of each MSR pair is enumerated by IA32_PERF_CAPABILITIES[5:0] = 04H, and is shown in Table </span><span id="tz_671" class="t s3_671">18-14 </span>
<span id="t10_671" class="t s3_671">and Table 18-9. </span>
<span id="t11_671" class="t s6_671">18.12 </span><span id="t12_671" class="t s6_671">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING </span>
<span id="t13_671" class="t s6_671">FOR PROCESSORS BASED ON SKYLAKE MICROARCHITECTURE </span>
<span id="t14_671" class="t s3_671">Processors based on the Skylake microarchitecture provide a number of enhancement with storing last branch </span>
<span id="t15_671" class="t s3_671">records: </span>
<span id="t16_671" class="t s4_671">• </span><span id="t17_671" class="t s3_671">enumeration of new LBR format: encoding 00101b in IA32_PERF_CAPABILITIES[5:0] is supported, see Section </span>
<span id="t18_671" class="t s3_671">18.4.8.1. </span>
<span id="t19_671" class="t s4_671">• </span><span id="t1a_671" class="t s3_671">Each LBR stack entry consists of a triplets of MSRs: </span>
<span id="t1b_671" class="t s7_671">Table 18-14. </span><span id="t1c_671" class="t s7_671">MSR_LASTBRANCH_x_FROM_IP with TSX Information </span>
<span id="t1d_671" class="t s8_671">Bit Field </span><span id="t1e_671" class="t s8_671">Bit Offset </span><span id="t1f_671" class="t s8_671">Access </span><span id="t1g_671" class="t s8_671">Description </span>
<span id="t1h_671" class="t s8_671">Data </span><span id="t1i_671" class="t s9_671">47:0 </span><span id="t1j_671" class="t s9_671">R/W </span><span id="t1k_671" class="t s9_671">This is the “branch from” address. See Section 18.4.8.1 for address format. </span>
<span id="t1l_671" class="t s8_671">SIGN_EXT </span><span id="t1m_671" class="t s9_671">60:48 </span><span id="t1n_671" class="t s9_671">R/W </span><span id="t1o_671" class="t s9_671">Signed extension of bit 47 of this register. </span>
<span id="t1p_671" class="t s8_671">TSX_ABORT </span><span id="t1q_671" class="t s9_671">61 </span><span id="t1r_671" class="t s9_671">R/W </span><span id="t1s_671" class="t s9_671">When set, indicates a TSX Abort entry </span>
<span id="t1t_671" class="t s9_671">LBR_FROM: EIP at the time of the TSX Abort </span>
<span id="t1u_671" class="t s9_671">LBR_TO: EIP of the start of HLE region, or EIP of the RTM Abort Handler </span>
<span id="t1v_671" class="t s8_671">IN_TSX </span><span id="t1w_671" class="t s9_671">62 </span><span id="t1x_671" class="t s9_671">R/W </span><span id="t1y_671" class="t s9_671">When set, indicates the entry occurred in a TSX region </span>
<span id="t1z_671" class="t s8_671">MISPRED </span><span id="t20_671" class="t s9_671">63 </span><span id="t21_671" class="t s9_671">R/W </span><span id="t22_671" class="t s9_671">When set, indicates either the target of the branch was mispredicted and/or the </span>
<span id="t23_671" class="t s9_671">direction (taken/non-taken) was mispredicted; otherwise, the target branch was </span>
<span id="t24_671" class="t s9_671">predicted. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
