verilog xil_defaultlib  \
"../../../../nbg_cpu_16.gen/sources_1/ip/udiv/udiv_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
