{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "c4101e0f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "import time\n",
    "\n",
    "### Address Offsets\n",
    "# Control and Status Register 0\n",
    "TCSR0_OF = 0x0\n",
    "# Load Register 0\n",
    "TLR0_OF = 0x4\n",
    "# Timer and Counter Register 0\n",
    "TCR0_OF = 0x8\n",
    "\n",
    "# Control and Status Register 1\n",
    "TCSR1_OF = 0x10\n",
    "# Load Register 1\n",
    "TLR1_OF = 0x14\n",
    "# Timer and Counter Register 1\n",
    "TCR1 = 0x18\n",
    "\n",
    "def _bit(position):\n",
    "    return (1 << position)\n",
    "\n",
    "def _set(value, mask):\n",
    "    return value | mask\n",
    "\n",
    "def _unset(value, mask):\n",
    "    return value & (~mask)\n",
    "\n",
    "### TCSR bit fields.\n",
    "# Enable cascade mode. Does not apply to TCSR1\n",
    "TCSR_CASC = _bit(11)\n",
    "# Enable all timers\n",
    "TCSR_ENALL =_bit(10)\n",
    "# Enable PWM\n",
    "TCSR_PWMA = _bit(9)\n",
    "# Interrupt indicator bit\n",
    "TCSR_TINT = _bit(8)\n",
    "# General enable\n",
    "TCSR_ENT = _bit(7)\n",
    "# Interrupt enable\n",
    "TCSR_ENIT = _bit(6)\n",
    "# Load\n",
    "TCSR_LOAD = _bit(5)\n",
    "# Auto reload and hold\n",
    "TCSR_ARHT = _bit(4)\n",
    "# Enable external capture trigger\n",
    "TCSR_CAPT = _bit(3)\n",
    "# Enable external generate signal\n",
    "TCSR_GENT = _bit(2)\n",
    "# Up or down mode. 0 for up, 1 for down.\n",
    "TCSR_UDT = _bit(1)\n",
    "# Mode. 0 for generate, 1 for capture\n",
    "TCSR_MDT = _bit(0)\n",
    "\n",
    "class AxiPwmCtrl:\n",
    "    \"\"\"\n",
    "    Userspace driver to set up the Xilinx AXI timer for PWM operation.\n",
    "    Builds on PYNQ generic MMIO driver for memory access.\n",
    "    Since this driver is designed to control the KV260 fan PWM, it will\n",
    "    only properly support duty cycle control.\n",
    "\n",
    "    See: https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/tmrctr/src\n",
    "         https://www.xilinx.com/support/documentation/ip_documentation/axi_timer/v1_03_a/axi_timer_ds764.pdf\n",
    "         https://www.xilinx.com/about/blogs/adaptable-advantage-blog/2021/microzed-chronicles--working-with-the-kria-som-in-vivado.html\n",
    "    \"\"\"\n",
    "    def __init__(self, drv, debug=False):\n",
    "        self.debug = debug\n",
    "        self.drv = drv\n",
    "\n",
    "        # This determines the period. Don't set it too long (big value)\n",
    "        # since we're actually PWMing the DC input of the fan.\n",
    "        self.max_count = 0xFF # Count up to this value for one period.\n",
    "\n",
    "    def configure(self, duty_cycle_percent):\n",
    "        self.stop()\n",
    "\n",
    "        if duty_cycle_percent < 0.6:\n",
    "            print(\"The built in fan will likely stall below 0.6 duty.\")\n",
    "            print(\"0.6 will be used instead.\")\n",
    "            duty_cycle_percent = 0.6\n",
    "\n",
    "        # The counter value corresponds to the \"off\" rather than on time.\n",
    "        duty_cycle_percent = 1.0 - duty_cycle_percent\n",
    "\n",
    "        self.mut_reg_bits(TCSR0_OF, TCSR_UDT | TCSR_ARHT, TCSR_CASC | TCSR_GENT)\n",
    "        self.mut_reg_bits(TCSR1_OF, TCSR_UDT | TCSR_ARHT, TCSR_CASC | TCSR_GENT)\n",
    "\n",
    "        self._write(TLR0_OF, self.max_count)\n",
    "        self._write(TLR1_OF, int(self.max_count * duty_cycle_percent))\n",
    "\n",
    "        self.mut_reg_bits(TCSR0_OF, 0, TCSR_CAPT)\n",
    "        self.mut_reg_bits(TCSR1_OF, 0, TCSR_CAPT)\n",
    "\n",
    "\n",
    "    def start(self):\n",
    "        self.mut_reg_bits(TCSR0_OF, TCSR_PWMA | TCSR_GENT, 0)\n",
    "        self.mut_reg_bits(TCSR1_OF, TCSR_PWMA | TCSR_GENT, 0)\n",
    "\n",
    "        self.reset_counts()\n",
    "\n",
    "        # Set enable all bit\n",
    "        self.mut_reg_bits(TCSR0_OF, TCSR_ENALL, 0)\n",
    "\n",
    "    def stop(self):\n",
    "        self.mut_reg_bits(TCSR0_OF, 0, TCSR_ENT)\n",
    "        self.mut_reg_bits(TCSR1_OF, 0, TCSR_ENT)\n",
    "\n",
    "    def reset_counts(self):\n",
    "        self.mut_reg_bits(TCSR0_OF, TCSR_LOAD, 0)\n",
    "        self.mut_reg_bits(TCSR0_OF, 0, TCSR_LOAD)\n",
    "\n",
    "        self.mut_reg_bits(TCSR1_OF, TCSR_LOAD, 0)\n",
    "        self.mut_reg_bits(TCSR1_OF, 0, TCSR_LOAD)\n",
    "\n",
    "    def mut_reg_bits(self, offset, set_mask, unset_mask):\n",
    "        reg = self._read(offset)\n",
    "        reg = _set(reg, set_mask)\n",
    "        reg = _unset(reg, unset_mask)\n",
    "        self._write(offset, reg)\n",
    "\n",
    "    def _read(self, offset):\n",
    "        if self.debug:\n",
    "            print(\"Reading offset {}\".format(offset))\n",
    "\n",
    "        return self.drv.read(offset)\n",
    "\n",
    "    def _write(self, offset, value):\n",
    "        if self.debug:\n",
    "            print(\"Writing {} to offset {}\".format(value, offset))\n",
    "\n",
    "        return self.drv.write(offset, value)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "524180cf",
   "metadata": {},
   "outputs": [],
   "source": [
    "overlay = Overlay('../bit/kv260_fanctrl.bit')\n",
    "pwm = AxiPwmCtrl(overlay.fan_pwm_ctrl, debug=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "81950358",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Reading offset 0\n",
      "Writing 0 to offset 0\n",
      "Reading offset 16\n",
      "Writing 0 to offset 16\n",
      "Reading offset 0\n",
      "Writing 18 to offset 0\n",
      "Reading offset 16\n",
      "Writing 18 to offset 16\n",
      "Writing 255 to offset 4\n",
      "Writing 0 to offset 20\n",
      "Reading offset 0\n",
      "Writing 18 to offset 0\n",
      "Reading offset 16\n",
      "Writing 18 to offset 16\n",
      "Reading offset 0\n",
      "Writing 534 to offset 0\n",
      "Reading offset 16\n",
      "Writing 534 to offset 16\n",
      "Reading offset 0\n",
      "Writing 566 to offset 0\n",
      "Reading offset 0\n",
      "Writing 534 to offset 0\n",
      "Reading offset 16\n",
      "Writing 566 to offset 16\n",
      "Reading offset 16\n",
      "Writing 534 to offset 16\n",
      "Reading offset 0\n",
      "Writing 1558 to offset 0\n",
      "Reading offset 0\n",
      "Writing 1814 to offset 0\n",
      "Reading offset 16\n",
      "Writing 1814 to offset 16\n",
      "Reading offset 0\n",
      "Writing 1938 to offset 0\n",
      "Reading offset 16\n",
      "Writing 1938 to offset 16\n",
      "Writing 255 to offset 4\n",
      "Writing 102 to offset 20\n",
      "Reading offset 0\n",
      "Writing 1938 to offset 0\n",
      "Reading offset 16\n",
      "Writing 1938 to offset 16\n",
      "Reading offset 0\n",
      "Writing 1942 to offset 0\n",
      "Reading offset 16\n",
      "Writing 1942 to offset 16\n",
      "Reading offset 0\n",
      "Writing 1974 to offset 0\n",
      "Reading offset 0\n",
      "Writing 1686 to offset 0\n",
      "Reading offset 16\n",
      "Writing 1974 to offset 16\n",
      "Reading offset 16\n",
      "Writing 1686 to offset 16\n",
      "Reading offset 0\n",
      "Writing 1942 to offset 0\n"
     ]
    }
   ],
   "source": [
    "# Briefly set the fan to a high speed  to overcome stall\n",
    "pwm.configure(1.0)\n",
    "pwm.start()\n",
    "time.sleep(1)\n",
    "\n",
    "# Set to 60% duty.\n",
    "pwm.configure(0.6)\n",
    "pwm.start()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7f3fa99f",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
