Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 18 13:06:09 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                        Path #1                                                                                       |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                               |
| Path Delay                | 5.226                                                                                                                                                                                |
| Logic Delay               | 2.410(47%)                                                                                                                                                                           |
| Net Delay                 | 2.816(53%)                                                                                                                                                                           |
| Clock Skew                | -0.011                                                                                                                                                                               |
| Slack                     | 4.771                                                                                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                                                                                |
| Clock Relationship        | Timed                                                                                                                                                                                |
| Clock Delay Group         | Same Clock                                                                                                                                                                           |
| Logic Levels              | 19                                                                                                                                                                                   |
| Routes                    | NA                                                                                                                                                                                   |
| Logical Path              | FDRE/C-(2)-LUT2-(1)-CARRY8-LUT3-(1)-CARRY8-(3)-LUT3-(1)-CARRY8-(1)-CARRY8-LUT3-(1)-LUT5-(1)-CARRY8-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-CARRY8-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                               |
| End Point Clock           | ap_clk                                                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                                                 |
| RAM Registers             | None-None                                                                                                                                                                            |
| IO Crossings              | 0                                                                                                                                                                                    |
| SLR Crossings             | 0                                                                                                                                                                                    |
| PBlocks                   | 0                                                                                                                                                                                    |
| High Fanout               | 3                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                    |
| Mark Debug                | 0                                                                                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                               |
| Start Point Pin           | p_ZL12H_filter_FIR_384_reg[0]/C                                                                                                                                                      |
| End Point Pin             | add_ln30_112_reg_10992_reg[23]/D                                                                                                                                                     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  4 |  5 |  6  |  7  |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 36 | 85 | 233 | 114 | 94 | 93 | 96 | 88 | 49 | 38 | 23 | 33 |  1 |  2 |  8 |  7 |
+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


