# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ldpc_decoder.srcs/sources_1/ip/RAM_288_1/sim/RAM_288_1.v" \
"../../../../ldpc_decoder.srcs/sim_1/new/ROM_288_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
