
../repos/findutils/locate/frcode:     file format elf32-littlearm


Disassembly of section .init:

00010b18 <.init>:
   10b18:	push	{r3, lr}
   10b1c:	bl	10d90 <__assert_fail@plt+0x48>
   10b20:	pop	{r3, pc}

Disassembly of section .plt:

00010b24 <calloc@plt-0x14>:
   10b24:	push	{lr}		; (str lr, [sp, #-4]!)
   10b28:	ldr	lr, [pc, #4]	; 10b34 <calloc@plt-0x4>
   10b2c:	add	lr, pc, lr
   10b30:	ldr	pc, [lr, #8]!
   10b34:	andeq	r6, r1, ip, asr #9

00010b38 <calloc@plt>:
   10b38:	add	ip, pc, #0, 12
   10b3c:	add	ip, ip, #90112	; 0x16000
   10b40:	ldr	pc, [ip, #1228]!	; 0x4cc

00010b44 <strcmp@plt>:
   10b44:	add	ip, pc, #0, 12
   10b48:	add	ip, ip, #90112	; 0x16000
   10b4c:	ldr	pc, [ip, #1220]!	; 0x4c4

00010b50 <strtol@plt>:
   10b50:	add	ip, pc, #0, 12
   10b54:	add	ip, ip, #90112	; 0x16000
   10b58:	ldr	pc, [ip, #1212]!	; 0x4bc

00010b5c <printf@plt>:
   10b5c:	add	ip, pc, #0, 12
   10b60:	add	ip, ip, #90112	; 0x16000
   10b64:	ldr	pc, [ip, #1204]!	; 0x4b4

00010b68 <fflush@plt>:
   10b68:	add	ip, pc, #0, 12
   10b6c:	add	ip, ip, #90112	; 0x16000
   10b70:	ldr	pc, [ip, #1196]!	; 0x4ac

00010b74 <free@plt>:
   10b74:	add	ip, pc, #0, 12
   10b78:	add	ip, ip, #90112	; 0x16000
   10b7c:	ldr	pc, [ip, #1188]!	; 0x4a4

00010b80 <ferror@plt>:
   10b80:	add	ip, pc, #0, 12
   10b84:	add	ip, ip, #90112	; 0x16000
   10b88:	ldr	pc, [ip, #1180]!	; 0x49c

00010b8c <_exit@plt>:
   10b8c:	add	ip, pc, #0, 12
   10b90:	add	ip, ip, #90112	; 0x16000
   10b94:	ldr	pc, [ip, #1172]!	; 0x494

00010b98 <memcpy@plt>:
   10b98:	add	ip, pc, #0, 12
   10b9c:	add	ip, ip, #90112	; 0x16000
   10ba0:	ldr	pc, [ip, #1164]!	; 0x48c

00010ba4 <mbsinit@plt>:
   10ba4:	add	ip, pc, #0, 12
   10ba8:	add	ip, ip, #90112	; 0x16000
   10bac:	ldr	pc, [ip, #1156]!	; 0x484

00010bb0 <memcmp@plt>:
   10bb0:	add	ip, pc, #0, 12
   10bb4:	add	ip, ip, #90112	; 0x16000
   10bb8:	ldr	pc, [ip, #1148]!	; 0x47c

00010bbc <realloc@plt>:
   10bbc:	add	ip, pc, #0, 12
   10bc0:	add	ip, ip, #90112	; 0x16000
   10bc4:	ldr	pc, [ip, #1140]!	; 0x474

00010bc8 <iswprint@plt>:
   10bc8:	add	ip, pc, #0, 12
   10bcc:	add	ip, ip, #90112	; 0x16000
   10bd0:	ldr	pc, [ip, #1132]!	; 0x46c

00010bd4 <fwrite@plt>:
   10bd4:	add	ip, pc, #0, 12
   10bd8:	add	ip, ip, #90112	; 0x16000
   10bdc:	ldr	pc, [ip, #1124]!	; 0x464

00010be0 <lseek64@plt>:
   10be0:	add	ip, pc, #0, 12
   10be4:	add	ip, ip, #90112	; 0x16000
   10be8:	ldr	pc, [ip, #1116]!	; 0x45c

00010bec <__ctype_get_mb_cur_max@plt>:
   10bec:	add	ip, pc, #0, 12
   10bf0:	add	ip, ip, #90112	; 0x16000
   10bf4:	ldr	pc, [ip, #1108]!	; 0x454

00010bf8 <__fpending@plt>:
   10bf8:	add	ip, pc, #0, 12
   10bfc:	add	ip, ip, #90112	; 0x16000
   10c00:	ldr	pc, [ip, #1100]!	; 0x44c

00010c04 <mbrtowc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #90112	; 0x16000
   10c0c:	ldr	pc, [ip, #1092]!	; 0x444

00010c10 <error@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #90112	; 0x16000
   10c18:	ldr	pc, [ip, #1084]!	; 0x43c

00010c1c <malloc@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #90112	; 0x16000
   10c24:	ldr	pc, [ip, #1076]!	; 0x434

00010c28 <__libc_start_main@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #90112	; 0x16000
   10c30:	ldr	pc, [ip, #1068]!	; 0x42c

00010c34 <__freading@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #90112	; 0x16000
   10c3c:	ldr	pc, [ip, #1060]!	; 0x424

00010c40 <__gmon_start__@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #90112	; 0x16000
   10c48:	ldr	pc, [ip, #1052]!	; 0x41c

00010c4c <getopt_long@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #90112	; 0x16000
   10c54:	ldr	pc, [ip, #1044]!	; 0x414

00010c58 <__ctype_b_loc@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #90112	; 0x16000
   10c60:	ldr	pc, [ip, #1036]!	; 0x40c

00010c64 <exit@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #90112	; 0x16000
   10c6c:	ldr	pc, [ip, #1028]!	; 0x404

00010c70 <gettext@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #90112	; 0x16000
   10c78:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c7c <strlen@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #90112	; 0x16000
   10c84:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c88 <fprintf@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #90112	; 0x16000
   10c90:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c94 <__errno_location@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #90112	; 0x16000
   10c9c:	ldr	pc, [ip, #996]!	; 0x3e4

00010ca0 <__cxa_atexit@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #90112	; 0x16000
   10ca8:	ldr	pc, [ip, #988]!	; 0x3dc

00010cac <memset@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #980]!	; 0x3d4

00010cb8 <fileno@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #972]!	; 0x3cc

00010cc4 <fclose@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #964]!	; 0x3c4

00010cd0 <fseeko64@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #956]!	; 0x3bc

00010cdc <setlocale@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #948]!	; 0x3b4

00010ce8 <strrchr@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #940]!	; 0x3ac

00010cf4 <nl_langinfo@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #932]!	; 0x3a4

00010d00 <fputc@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #924]!	; 0x39c

00010d0c <putc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #916]!	; 0x394

00010d18 <getdelim@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #908]!	; 0x38c

00010d24 <fputs@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #900]!	; 0x384

00010d30 <strncmp@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #892]!	; 0x37c

00010d3c <abort@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #884]!	; 0x374

00010d48 <__assert_fail@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #876]!	; 0x36c

Disassembly of section .text:

00010d54 <.text>:
   10d54:	mov	fp, #0
   10d58:	mov	lr, #0
   10d5c:	pop	{r1}		; (ldr r1, [sp], #4)
   10d60:	mov	r2, sp
   10d64:	push	{r2}		; (str r2, [sp, #-4]!)
   10d68:	push	{r0}		; (str r0, [sp, #-4]!)
   10d6c:	ldr	ip, [pc, #16]	; 10d84 <__assert_fail@plt+0x3c>
   10d70:	push	{ip}		; (str ip, [sp, #-4]!)
   10d74:	ldr	r0, [pc, #12]	; 10d88 <__assert_fail@plt+0x40>
   10d78:	ldr	r3, [pc, #12]	; 10d8c <__assert_fail@plt+0x44>
   10d7c:	bl	10c28 <__libc_start_main@plt>
   10d80:	bl	10d3c <abort@plt>
   10d84:	andeq	r6, r1, r4, lsl #11
   10d88:	andeq	r1, r1, ip, asr #3
   10d8c:	andeq	r6, r1, r4, lsr #10
   10d90:	ldr	r3, [pc, #20]	; 10dac <__assert_fail@plt+0x64>
   10d94:	ldr	r2, [pc, #20]	; 10db0 <__assert_fail@plt+0x68>
   10d98:	add	r3, pc, r3
   10d9c:	ldr	r2, [r3, r2]
   10da0:	cmp	r2, #0
   10da4:	bxeq	lr
   10da8:	b	10c40 <__gmon_start__@plt>
   10dac:	andeq	r6, r1, r0, ror #4
   10db0:	andeq	r0, r0, r0, asr #1
   10db4:	ldr	r0, [pc, #24]	; 10dd4 <__assert_fail@plt+0x8c>
   10db8:	ldr	r3, [pc, #24]	; 10dd8 <__assert_fail@plt+0x90>
   10dbc:	cmp	r3, r0
   10dc0:	bxeq	lr
   10dc4:	ldr	r3, [pc, #16]	; 10ddc <__assert_fail@plt+0x94>
   10dc8:	cmp	r3, #0
   10dcc:	bxeq	lr
   10dd0:	bx	r3
   10dd4:	andeq	r7, r2, r4, lsl r1
   10dd8:	andeq	r7, r2, r4, lsl r1
   10ddc:	andeq	r0, r0, r0
   10de0:	ldr	r0, [pc, #36]	; 10e0c <__assert_fail@plt+0xc4>
   10de4:	ldr	r1, [pc, #36]	; 10e10 <__assert_fail@plt+0xc8>
   10de8:	sub	r1, r1, r0
   10dec:	asr	r1, r1, #2
   10df0:	add	r1, r1, r1, lsr #31
   10df4:	asrs	r1, r1, #1
   10df8:	bxeq	lr
   10dfc:	ldr	r3, [pc, #16]	; 10e14 <__assert_fail@plt+0xcc>
   10e00:	cmp	r3, #0
   10e04:	bxeq	lr
   10e08:	bx	r3
   10e0c:	andeq	r7, r2, r4, lsl r1
   10e10:	andeq	r7, r2, r4, lsl r1
   10e14:	andeq	r0, r0, r0
   10e18:	push	{r4, lr}
   10e1c:	ldr	r4, [pc, #24]	; 10e3c <__assert_fail@plt+0xf4>
   10e20:	ldrb	r3, [r4]
   10e24:	cmp	r3, #0
   10e28:	popne	{r4, pc}
   10e2c:	bl	10db4 <__assert_fail@plt+0x6c>
   10e30:	mov	r3, #1
   10e34:	strb	r3, [r4]
   10e38:	pop	{r4, pc}
   10e3c:	andeq	r7, r2, ip, lsr r1
   10e40:	b	10de0 <__assert_fail@plt+0x98>
   10e44:	str	fp, [sp, #-8]!
   10e48:	str	lr, [sp, #4]
   10e4c:	add	fp, sp, #4
   10e50:	sub	sp, sp, #8
   10e54:	str	r0, [fp, #-8]
   10e58:	str	r1, [fp, #-12]
   10e5c:	ldr	r3, [fp, #-8]
   10e60:	cmp	r3, #32768	; 0x8000
   10e64:	blt	10e88 <__assert_fail@plt+0x140>
   10e68:	movw	r3, #26632	; 0x6808
   10e6c:	movt	r3, #1
   10e70:	mov	r2, #104	; 0x68
   10e74:	movw	r1, #26028	; 0x65ac
   10e78:	movt	r1, #1
   10e7c:	movw	r0, #26040	; 0x65b8
   10e80:	movt	r0, #1
   10e84:	bl	10d48 <__assert_fail@plt>
   10e88:	ldr	r3, [fp, #-8]
   10e8c:	cmn	r3, #32768	; 0x8000
   10e90:	bge	10eb4 <__assert_fail@plt+0x16c>
   10e94:	movw	r3, #26632	; 0x6808
   10e98:	movt	r3, #1
   10e9c:	mov	r2, #105	; 0x69
   10ea0:	movw	r1, #26028	; 0x65ac
   10ea4:	movt	r1, #1
   10ea8:	movw	r0, #26056	; 0x65c8
   10eac:	movt	r0, #1
   10eb0:	bl	10d48 <__assert_fail@plt>
   10eb4:	ldr	r3, [fp, #-8]
   10eb8:	asr	r3, r3, #8
   10ebc:	ldr	r1, [fp, #-12]
   10ec0:	mov	r0, r3
   10ec4:	bl	10d0c <putc@plt>
   10ec8:	mov	r3, r0
   10ecc:	cmn	r3, #1
   10ed0:	beq	10ef4 <__assert_fail@plt+0x1ac>
   10ed4:	ldr	r1, [fp, #-12]
   10ed8:	ldr	r0, [fp, #-8]
   10edc:	bl	10d0c <putc@plt>
   10ee0:	mov	r3, r0
   10ee4:	cmn	r3, #1
   10ee8:	beq	10ef4 <__assert_fail@plt+0x1ac>
   10eec:	mov	r3, #1
   10ef0:	b	10ef8 <__assert_fail@plt+0x1b0>
   10ef4:	mov	r3, #0
   10ef8:	mov	r0, r3
   10efc:	sub	sp, fp, #4
   10f00:	ldr	fp, [sp]
   10f04:	add	sp, sp, #4
   10f08:	pop	{pc}		; (ldr pc, [sp], #4)
   10f0c:	str	r4, [sp, #-8]!
   10f10:	str	fp, [sp, #4]
   10f14:	add	fp, sp, #4
   10f18:	sub	sp, sp, #16
   10f1c:	str	r0, [fp, #-16]
   10f20:	str	r1, [fp, #-20]	; 0xffffffec
   10f24:	mvn	r3, #-2147483648	; 0x80000000
   10f28:	str	r3, [fp, #-8]
   10f2c:	ldr	r4, [fp, #-16]
   10f30:	b	10f64 <__assert_fail@plt+0x21c>
   10f34:	ldr	r3, [fp, #-8]
   10f38:	sub	r3, r3, #1
   10f3c:	str	r3, [fp, #-8]
   10f40:	ldr	r3, [fp, #-8]
   10f44:	cmp	r3, #0
   10f48:	beq	10f90 <__assert_fail@plt+0x248>
   10f4c:	ldr	r3, [fp, #-16]
   10f50:	add	r3, r3, #1
   10f54:	str	r3, [fp, #-16]
   10f58:	ldr	r3, [fp, #-20]	; 0xffffffec
   10f5c:	add	r3, r3, #1
   10f60:	str	r3, [fp, #-20]	; 0xffffffec
   10f64:	ldr	r3, [fp, #-16]
   10f68:	ldrb	r2, [r3]
   10f6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10f70:	ldrb	r3, [r3]
   10f74:	cmp	r2, r3
   10f78:	bne	10f94 <__assert_fail@plt+0x24c>
   10f7c:	ldr	r3, [fp, #-16]
   10f80:	ldrb	r3, [r3]
   10f84:	cmp	r3, #0
   10f88:	bne	10f34 <__assert_fail@plt+0x1ec>
   10f8c:	b	10f94 <__assert_fail@plt+0x24c>
   10f90:	nop	{0}
   10f94:	ldr	r3, [fp, #-16]
   10f98:	sub	r3, r3, r4
   10f9c:	mov	r0, r3
   10fa0:	sub	sp, fp, #4
   10fa4:	ldr	r4, [sp]
   10fa8:	ldr	fp, [sp, #4]
   10fac:	add	sp, sp, #8
   10fb0:	bx	lr
   10fb4:	str	r4, [sp, #-12]!
   10fb8:	str	fp, [sp, #4]
   10fbc:	str	lr, [sp, #8]
   10fc0:	add	fp, sp, #8
   10fc4:	sub	sp, sp, #12
   10fc8:	str	r0, [fp, #-16]
   10fcc:	ldr	r3, [fp, #-16]
   10fd0:	cmp	r3, #0
   10fd4:	beq	11014 <__assert_fail@plt+0x2cc>
   10fd8:	movw	r3, #28968	; 0x7128
   10fdc:	movt	r3, #2
   10fe0:	ldr	r4, [r3]
   10fe4:	movw	r0, #26160	; 0x6630
   10fe8:	movt	r0, #1
   10fec:	bl	10c70 <gettext@plt>
   10ff0:	mov	r1, r0
   10ff4:	movw	r3, #29000	; 0x7148
   10ff8:	movt	r3, #2
   10ffc:	ldr	r3, [r3]
   11000:	mov	r2, r3
   11004:	mov	r0, r4
   11008:	bl	10c88 <fprintf@plt>
   1100c:	ldr	r0, [fp, #-16]
   11010:	bl	10c64 <exit@plt>
   11014:	movw	r3, #28980	; 0x7134
   11018:	movt	r3, #2
   1101c:	ldr	r4, [r3]
   11020:	movw	r0, #26200	; 0x6658
   11024:	movt	r0, #1
   11028:	bl	10c70 <gettext@plt>
   1102c:	mov	r1, r0
   11030:	movw	r3, #29000	; 0x7148
   11034:	movt	r3, #2
   11038:	ldr	r3, [r3]
   1103c:	mov	r2, r3
   11040:	mov	r0, r4
   11044:	bl	10c88 <fprintf@plt>
   11048:	movw	r3, #28980	; 0x7134
   1104c:	movt	r3, #2
   11050:	ldr	r2, [r3]
   11054:	movw	r3, #29000	; 0x7148
   11058:	movt	r3, #2
   1105c:	ldr	r3, [r3]
   11060:	mov	r1, r3
   11064:	mov	r0, r2
   11068:	bl	117b8 <__assert_fail@plt+0xa70>
   1106c:	ldr	r0, [fp, #-16]
   11070:	bl	10c64 <exit@plt>
   11074:	str	fp, [sp, #-8]!
   11078:	str	lr, [sp, #4]
   1107c:	add	fp, sp, #4
   11080:	sub	sp, sp, #24
   11084:	str	r0, [fp, #-16]
   11088:	bl	10c94 <__errno_location@plt>
   1108c:	mov	r2, r0
   11090:	mov	r3, #0
   11094:	str	r3, [r2]
   11098:	sub	r3, fp, #12
   1109c:	mov	r2, #10
   110a0:	mov	r1, r3
   110a4:	ldr	r0, [fp, #-16]
   110a8:	bl	10b50 <strtol@plt>
   110ac:	str	r0, [fp, #-8]
   110b0:	ldr	r3, [fp, #-8]
   110b4:	cmp	r3, #0
   110b8:	bne	110f4 <__assert_fail@plt+0x3ac>
   110bc:	ldr	r2, [fp, #-12]
   110c0:	movw	r3, #28984	; 0x7138
   110c4:	movt	r3, #2
   110c8:	ldr	r3, [r3]
   110cc:	cmp	r2, r3
   110d0:	bne	110f4 <__assert_fail@plt+0x3ac>
   110d4:	movw	r0, #26248	; 0x6688
   110d8:	movt	r0, #1
   110dc:	bl	10c70 <gettext@plt>
   110e0:	mov	r3, r0
   110e4:	mov	r2, r3
   110e8:	mov	r1, #0
   110ec:	mov	r0, #1
   110f0:	bl	10c10 <error@plt>
   110f4:	ldr	r3, [fp, #-8]
   110f8:	cmp	r3, #-2147483648	; 0x80000000
   110fc:	beq	1110c <__assert_fail@plt+0x3c4>
   11100:	ldr	r3, [fp, #-8]
   11104:	cmn	r3, #-2147483647	; 0x80000001
   11108:	bne	11140 <__assert_fail@plt+0x3f8>
   1110c:	bl	10c94 <__errno_location@plt>
   11110:	mov	r3, r0
   11114:	ldr	r3, [r3]
   11118:	cmp	r3, #0
   1111c:	beq	11140 <__assert_fail@plt+0x3f8>
   11120:	movw	r0, #26308	; 0x66c4
   11124:	movt	r0, #1
   11128:	bl	10c70 <gettext@plt>
   1112c:	mov	r2, r0
   11130:	ldr	r3, [fp, #-16]
   11134:	mov	r1, #0
   11138:	mov	r0, #1
   1113c:	bl	10c10 <error@plt>
   11140:	ldr	r3, [fp, #-12]
   11144:	ldrb	r3, [r3]
   11148:	cmp	r3, #0
   1114c:	beq	11178 <__assert_fail@plt+0x430>
   11150:	movw	r0, #26360	; 0x66f8
   11154:	movt	r0, #1
   11158:	bl	10c70 <gettext@plt>
   1115c:	mov	r2, r0
   11160:	ldr	r3, [fp, #-12]
   11164:	str	r3, [sp]
   11168:	ldr	r3, [fp, #-16]
   1116c:	mov	r1, #0
   11170:	mov	r0, #1
   11174:	bl	10c10 <error@plt>
   11178:	ldr	r3, [fp, #-8]
   1117c:	mov	r0, r3
   11180:	sub	sp, fp, #4
   11184:	ldr	fp, [sp]
   11188:	add	sp, sp, #4
   1118c:	pop	{pc}		; (ldr pc, [sp], #4)
   11190:	strd	r4, [sp, #-16]!
   11194:	str	fp, [sp, #8]
   11198:	str	lr, [sp, #12]
   1119c:	add	fp, sp, #12
   111a0:	bl	10c94 <__errno_location@plt>
   111a4:	mov	r3, r0
   111a8:	ldr	r4, [r3]
   111ac:	movw	r0, #26404	; 0x6724
   111b0:	movt	r0, #1
   111b4:	bl	10c70 <gettext@plt>
   111b8:	mov	r3, r0
   111bc:	mov	r2, r3
   111c0:	mov	r1, r4
   111c4:	mov	r0, #1
   111c8:	bl	10c10 <error@plt>
   111cc:	str	r4, [sp, #-12]!
   111d0:	str	fp, [sp, #4]
   111d4:	str	lr, [sp, #8]
   111d8:	add	fp, sp, #8
   111dc:	sub	sp, sp, #76	; 0x4c
   111e0:	str	r0, [fp, #-72]	; 0xffffffb8
   111e4:	str	r1, [fp, #-76]	; 0xffffffb4
   111e8:	mov	r3, #10
   111ec:	str	r3, [fp, #-36]	; 0xffffffdc
   111f0:	mov	r3, #0
   111f4:	str	r3, [fp, #-40]	; 0xffffffd8
   111f8:	mov	r3, #0
   111fc:	str	r3, [fp, #-44]	; 0xffffffd4
   11200:	ldr	r3, [fp, #-76]	; 0xffffffb4
   11204:	ldr	r3, [r3]
   11208:	cmp	r3, #0
   1120c:	beq	11224 <__assert_fail@plt+0x4dc>
   11210:	ldr	r3, [fp, #-76]	; 0xffffffb4
   11214:	ldr	r3, [r3]
   11218:	mov	r0, r3
   1121c:	bl	119e4 <__assert_fail@plt+0xc9c>
   11220:	b	11230 <__assert_fail@plt+0x4e8>
   11224:	movw	r0, #26416	; 0x6730
   11228:	movt	r0, #1
   1122c:	bl	119e4 <__assert_fail@plt+0xc9c>
   11230:	movw	r0, #6292	; 0x1894
   11234:	movt	r0, #1
   11238:	bl	16588 <__assert_fail@plt+0x5840>
   1123c:	mov	r3, r0
   11240:	cmp	r3, #0
   11244:	beq	11274 <__assert_fail@plt+0x52c>
   11248:	bl	10c94 <__errno_location@plt>
   1124c:	mov	r3, r0
   11250:	ldr	r4, [r3]
   11254:	movw	r0, #26424	; 0x6738
   11258:	movt	r0, #1
   1125c:	bl	10c70 <gettext@plt>
   11260:	mov	r3, r0
   11264:	mov	r2, r3
   11268:	mov	r1, r4
   1126c:	mov	r0, #1
   11270:	bl	10c10 <error@plt>
   11274:	movw	r3, #1026	; 0x402
   11278:	str	r3, [fp, #-20]	; 0xffffffec
   1127c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11280:	str	r3, [fp, #-68]	; 0xffffffbc
   11284:	ldr	r3, [fp, #-68]	; 0xffffffbc
   11288:	mov	r0, r3
   1128c:	bl	14bcc <__assert_fail@plt+0x3e84>
   11290:	mov	r3, r0
   11294:	str	r3, [fp, #-64]	; 0xffffffc0
   11298:	ldr	r0, [fp, #-20]	; 0xffffffec
   1129c:	bl	14bcc <__assert_fail@plt+0x3e84>
   112a0:	mov	r3, r0
   112a4:	str	r3, [fp, #-16]
   112a8:	ldr	r3, [fp, #-16]
   112ac:	mov	r2, #0
   112b0:	strb	r2, [r3]
   112b4:	mov	r3, #0
   112b8:	str	r3, [fp, #-28]	; 0xffffffe4
   112bc:	b	1138c <__assert_fail@plt+0x644>
   112c0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   112c4:	cmp	r3, #83	; 0x53
   112c8:	beq	11310 <__assert_fail@plt+0x5c8>
   112cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   112d0:	cmp	r3, #83	; 0x53
   112d4:	bgt	112e8 <__assert_fail@plt+0x5a0>
   112d8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   112dc:	cmp	r3, #48	; 0x30
   112e0:	beq	11304 <__assert_fail@plt+0x5bc>
   112e4:	b	11384 <__assert_fail@plt+0x63c>
   112e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   112ec:	cmp	r3, #104	; 0x68
   112f0:	beq	11368 <__assert_fail@plt+0x620>
   112f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   112f8:	cmp	r3, #118	; 0x76
   112fc:	beq	11370 <__assert_fail@plt+0x628>
   11300:	b	11384 <__assert_fail@plt+0x63c>
   11304:	mov	r3, #0
   11308:	str	r3, [fp, #-36]	; 0xffffffdc
   1130c:	b	1138c <__assert_fail@plt+0x644>
   11310:	mov	r3, #1
   11314:	str	r3, [fp, #-40]	; 0xffffffd8
   11318:	movw	r3, #28984	; 0x7138
   1131c:	movt	r3, #2
   11320:	ldr	r3, [r3]
   11324:	mov	r0, r3
   11328:	bl	11074 <__assert_fail@plt+0x32c>
   1132c:	str	r0, [fp, #-44]	; 0xffffffd4
   11330:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11334:	cmp	r3, #0
   11338:	blt	11348 <__assert_fail@plt+0x600>
   1133c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11340:	cmp	r3, #1
   11344:	ble	1138c <__assert_fail@plt+0x644>
   11348:	movw	r0, #26460	; 0x675c
   1134c:	movt	r0, #1
   11350:	bl	10c70 <gettext@plt>
   11354:	mov	r2, r0
   11358:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1135c:	mov	r1, #0
   11360:	mov	r0, #1
   11364:	bl	10c10 <error@plt>
   11368:	mov	r0, #0
   1136c:	bl	10fb4 <__assert_fail@plt+0x26c>
   11370:	movw	r0, #26416	; 0x6730
   11374:	movt	r0, #1
   11378:	bl	116f8 <__assert_fail@plt+0x9b0>
   1137c:	mov	r3, #0
   11380:	b	116e0 <__assert_fail@plt+0x998>
   11384:	mov	r0, #1
   11388:	bl	10fb4 <__assert_fail@plt+0x26c>
   1138c:	mov	r3, #0
   11390:	str	r3, [sp]
   11394:	movw	r3, #26096	; 0x65f0
   11398:	movt	r3, #1
   1139c:	movw	r2, #26504	; 0x6788
   113a0:	movt	r2, #1
   113a4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   113a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   113ac:	bl	10c4c <getopt_long@plt>
   113b0:	str	r0, [fp, #-48]	; 0xffffffd0
   113b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   113b8:	cmn	r3, #1
   113bc:	bne	112c0 <__assert_fail@plt+0x578>
   113c0:	movw	r3, #28960	; 0x7120
   113c4:	movt	r3, #2
   113c8:	ldr	r3, [r3]
   113cc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   113d0:	cmp	r2, r3
   113d4:	beq	11400 <__assert_fail@plt+0x6b8>
   113d8:	movw	r0, #26512	; 0x6790
   113dc:	movt	r0, #1
   113e0:	bl	10c70 <gettext@plt>
   113e4:	mov	r3, r0
   113e8:	mov	r2, r3
   113ec:	mov	r1, #0
   113f0:	mov	r0, #0
   113f4:	bl	10c10 <error@plt>
   113f8:	mov	r0, #1
   113fc:	bl	10fb4 <__assert_fail@plt+0x26c>
   11400:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11404:	cmp	r3, #0
   11408:	beq	11458 <__assert_fail@plt+0x710>
   1140c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11410:	cmp	r3, #0
   11414:	beq	11420 <__assert_fail@plt+0x6d8>
   11418:	mov	r2, #49	; 0x31
   1141c:	b	11424 <__assert_fail@plt+0x6dc>
   11420:	mov	r2, #48	; 0x30
   11424:	movw	r3, #28980	; 0x7134
   11428:	movt	r3, #2
   1142c:	ldr	r3, [r3]
   11430:	mov	r1, r3
   11434:	mov	r0, r2
   11438:	bl	10d00 <fputc@plt>
   1143c:	movw	r3, #28980	; 0x7134
   11440:	movt	r3, #2
   11444:	ldr	r3, [r3]
   11448:	mov	r1, r3
   1144c:	mov	r0, #0
   11450:	bl	10d00 <fputc@plt>
   11454:	b	1169c <__assert_fail@plt+0x954>
   11458:	movw	r3, #28980	; 0x7134
   1145c:	movt	r3, #2
   11460:	ldr	r3, [r3]
   11464:	mov	r2, #10
   11468:	mov	r1, #1
   1146c:	movw	r0, #26536	; 0x67a8
   11470:	movt	r0, #1
   11474:	bl	10bd4 <fwrite@plt>
   11478:	mov	r3, r0
   1147c:	cmp	r3, #10
   11480:	beq	1169c <__assert_fail@plt+0x954>
   11484:	bl	10c94 <__errno_location@plt>
   11488:	mov	r3, r0
   1148c:	ldr	r4, [r3]
   11490:	movw	r0, #26548	; 0x67b4
   11494:	movt	r0, #1
   11498:	bl	10c70 <gettext@plt>
   1149c:	mov	r3, r0
   114a0:	mov	r2, r3
   114a4:	mov	r1, r4
   114a8:	mov	r0, #1
   114ac:	bl	10c10 <error@plt>
   114b0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   114b4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   114b8:	sub	r3, r3, #1
   114bc:	add	r3, r2, r3
   114c0:	ldrb	r3, [r3]
   114c4:	mov	r2, r3
   114c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   114cc:	cmp	r3, r2
   114d0:	beq	114f8 <__assert_fail@plt+0x7b0>
   114d4:	movw	r0, #26584	; 0x67d8
   114d8:	movt	r0, #1
   114dc:	bl	10c70 <gettext@plt>
   114e0:	mov	r3, r0
   114e4:	mov	r2, r3
   114e8:	mov	r1, #0
   114ec:	mov	r0, #0
   114f0:	bl	10c10 <error@plt>
   114f4:	b	11510 <__assert_fail@plt+0x7c8>
   114f8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   114fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   11500:	sub	r3, r3, #1
   11504:	add	r3, r2, r3
   11508:	mov	r2, #0
   1150c:	strb	r2, [r3]
   11510:	ldr	r3, [fp, #-64]	; 0xffffffc0
   11514:	mov	r1, r3
   11518:	ldr	r0, [fp, #-16]
   1151c:	bl	10f0c <__assert_fail@plt+0x1c4>
   11520:	str	r0, [fp, #-24]	; 0xffffffe8
   11524:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11528:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1152c:	sub	r3, r2, r3
   11530:	str	r3, [fp, #-32]	; 0xffffffe0
   11534:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11538:	cmp	r3, #32768	; 0x8000
   1153c:	bge	1154c <__assert_fail@plt+0x804>
   11540:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11544:	cmn	r3, #32768	; 0x8000
   11548:	bge	11560 <__assert_fail@plt+0x818>
   1154c:	mov	r3, #0
   11550:	str	r3, [fp, #-24]	; 0xffffffe8
   11554:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11558:	rsb	r3, r3, #0
   1155c:	str	r3, [fp, #-32]	; 0xffffffe0
   11560:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11564:	str	r3, [fp, #-28]	; 0xffffffe4
   11568:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1156c:	cmp	r3, #0
   11570:	beq	11580 <__assert_fail@plt+0x838>
   11574:	mov	r3, #0
   11578:	str	r3, [fp, #-40]	; 0xffffffd8
   1157c:	b	11614 <__assert_fail@plt+0x8cc>
   11580:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11584:	cmn	r3, #127	; 0x7f
   11588:	blt	11598 <__assert_fail@plt+0x850>
   1158c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11590:	cmp	r3, #127	; 0x7f
   11594:	ble	115ec <__assert_fail@plt+0x8a4>
   11598:	movw	r3, #28980	; 0x7134
   1159c:	movt	r3, #2
   115a0:	ldr	r3, [r3]
   115a4:	mov	r1, r3
   115a8:	mov	r0, #128	; 0x80
   115ac:	bl	10d0c <putc@plt>
   115b0:	mov	r3, r0
   115b4:	cmn	r3, #1
   115b8:	bne	115c0 <__assert_fail@plt+0x878>
   115bc:	bl	11190 <__assert_fail@plt+0x448>
   115c0:	movw	r3, #28980	; 0x7134
   115c4:	movt	r3, #2
   115c8:	ldr	r3, [r3]
   115cc:	mov	r1, r3
   115d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   115d4:	bl	10e44 <__assert_fail@plt+0xfc>
   115d8:	mov	r3, r0
   115dc:	cmp	r3, #0
   115e0:	bne	11614 <__assert_fail@plt+0x8cc>
   115e4:	bl	11190 <__assert_fail@plt+0x448>
   115e8:	b	11614 <__assert_fail@plt+0x8cc>
   115ec:	movw	r3, #28980	; 0x7134
   115f0:	movt	r3, #2
   115f4:	ldr	r3, [r3]
   115f8:	mov	r1, r3
   115fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11600:	bl	10d0c <putc@plt>
   11604:	mov	r3, r0
   11608:	cmn	r3, #1
   1160c:	bne	11614 <__assert_fail@plt+0x8cc>
   11610:	bl	11190 <__assert_fail@plt+0x448>
   11614:	ldr	r2, [fp, #-64]	; 0xffffffc0
   11618:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1161c:	add	r2, r2, r3
   11620:	movw	r3, #28980	; 0x7134
   11624:	movt	r3, #2
   11628:	ldr	r3, [r3]
   1162c:	mov	r1, r3
   11630:	mov	r0, r2
   11634:	bl	10d24 <fputs@plt>
   11638:	mov	r3, r0
   1163c:	cmn	r3, #1
   11640:	beq	11668 <__assert_fail@plt+0x920>
   11644:	movw	r3, #28980	; 0x7134
   11648:	movt	r3, #2
   1164c:	ldr	r3, [r3]
   11650:	mov	r1, r3
   11654:	mov	r0, #0
   11658:	bl	10d0c <putc@plt>
   1165c:	mov	r3, r0
   11660:	cmn	r3, #1
   11664:	bne	1166c <__assert_fail@plt+0x924>
   11668:	bl	11190 <__assert_fail@plt+0x448>
   1166c:	ldr	r3, [fp, #-16]
   11670:	str	r3, [fp, #-56]	; 0xffffffc8
   11674:	ldr	r3, [fp, #-20]	; 0xffffffec
   11678:	str	r3, [fp, #-60]	; 0xffffffc4
   1167c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   11680:	str	r3, [fp, #-16]
   11684:	ldr	r3, [fp, #-68]	; 0xffffffbc
   11688:	str	r3, [fp, #-20]	; 0xffffffec
   1168c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11690:	str	r3, [fp, #-64]	; 0xffffffc0
   11694:	ldr	r3, [fp, #-60]	; 0xffffffc4
   11698:	str	r3, [fp, #-68]	; 0xffffffbc
   1169c:	movw	r3, #28976	; 0x7130
   116a0:	movt	r3, #2
   116a4:	ldr	r3, [r3]
   116a8:	sub	r1, fp, #68	; 0x44
   116ac:	sub	r0, fp, #64	; 0x40
   116b0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   116b4:	bl	10d18 <getdelim@plt>
   116b8:	str	r0, [fp, #-52]	; 0xffffffcc
   116bc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   116c0:	cmp	r3, #0
   116c4:	bgt	114b0 <__assert_fail@plt+0x768>
   116c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   116cc:	mov	r0, r3
   116d0:	bl	15614 <__assert_fail@plt+0x48cc>
   116d4:	ldr	r0, [fp, #-16]
   116d8:	bl	15614 <__assert_fail@plt+0x48cc>
   116dc:	mov	r3, #0
   116e0:	mov	r0, r3
   116e4:	sub	sp, fp, #8
   116e8:	ldr	r4, [sp]
   116ec:	ldr	fp, [sp, #4]
   116f0:	add	sp, sp, #8
   116f4:	pop	{pc}		; (ldr pc, [sp], #4)
   116f8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   116fc:	strd	r6, [sp, #8]
   11700:	str	fp, [sp, #16]
   11704:	str	lr, [sp, #20]
   11708:	add	fp, sp, #20
   1170c:	sub	sp, sp, #24
   11710:	str	r0, [fp, #-24]	; 0xffffffe8
   11714:	movw	r3, #28968	; 0x7128
   11718:	movt	r3, #2
   1171c:	ldr	r3, [r3]
   11720:	mov	r0, r3
   11724:	bl	155a8 <__assert_fail@plt+0x4860>
   11728:	movw	r3, #28980	; 0x7134
   1172c:	movt	r3, #2
   11730:	ldr	r4, [r3]
   11734:	movw	r3, #28876	; 0x70cc
   11738:	movt	r3, #2
   1173c:	ldr	r5, [r3]
   11740:	movw	r0, #26660	; 0x6824
   11744:	movt	r0, #1
   11748:	bl	10c70 <gettext@plt>
   1174c:	mov	r6, r0
   11750:	movw	r0, #26676	; 0x6834
   11754:	movt	r0, #1
   11758:	bl	10c70 <gettext@plt>
   1175c:	mov	r7, r0
   11760:	movw	r0, #26692	; 0x6844
   11764:	movt	r0, #1
   11768:	bl	10c70 <gettext@plt>
   1176c:	mov	r2, r0
   11770:	mov	r3, #0
   11774:	str	r3, [sp, #12]
   11778:	str	r2, [sp, #8]
   1177c:	str	r7, [sp, #4]
   11780:	str	r6, [sp]
   11784:	mov	r3, r5
   11788:	movw	r2, #26708	; 0x6854
   1178c:	movt	r2, #1
   11790:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11794:	mov	r0, r4
   11798:	bl	14a4c <__assert_fail@plt+0x3d04>
   1179c:	nop	{0}
   117a0:	sub	sp, fp, #20
   117a4:	ldrd	r4, [sp]
   117a8:	ldrd	r6, [sp, #8]
   117ac:	ldr	fp, [sp, #16]
   117b0:	add	sp, sp, #20
   117b4:	pop	{pc}		; (ldr pc, [sp], #4)
   117b8:	str	fp, [sp, #-8]!
   117bc:	str	lr, [sp, #4]
   117c0:	add	fp, sp, #4
   117c4:	sub	sp, sp, #24
   117c8:	str	r0, [fp, #-8]
   117cc:	str	r1, [fp, #-12]
   117d0:	movw	r0, #26724	; 0x6864
   117d4:	movt	r0, #1
   117d8:	bl	10c70 <gettext@plt>
   117dc:	mov	r1, r0
   117e0:	movw	r3, #26972	; 0x695c
   117e4:	movt	r3, #1
   117e8:	str	r3, [sp, #8]
   117ec:	movw	r3, #26996	; 0x6974
   117f0:	movt	r3, #1
   117f4:	str	r3, [sp, #4]
   117f8:	movw	r3, #27044	; 0x69a4
   117fc:	movt	r3, #1
   11800:	str	r3, [sp]
   11804:	ldr	r3, [fp, #-12]
   11808:	movw	r2, #26932	; 0x6934
   1180c:	movt	r2, #1
   11810:	ldr	r0, [fp, #-8]
   11814:	bl	10c88 <fprintf@plt>
   11818:	mov	r3, r0
   1181c:	mov	r0, r3
   11820:	sub	sp, fp, #4
   11824:	ldr	fp, [sp]
   11828:	add	sp, sp, #4
   1182c:	pop	{pc}		; (ldr pc, [sp], #4)
   11830:	push	{fp}		; (str fp, [sp, #-4]!)
   11834:	add	fp, sp, #0
   11838:	sub	sp, sp, #12
   1183c:	str	r0, [fp, #-8]
   11840:	movw	r3, #28992	; 0x7140
   11844:	movt	r3, #2
   11848:	ldr	r2, [fp, #-8]
   1184c:	str	r2, [r3]
   11850:	nop	{0}
   11854:	add	sp, fp, #0
   11858:	pop	{fp}		; (ldr fp, [sp], #4)
   1185c:	bx	lr
   11860:	push	{fp}		; (str fp, [sp, #-4]!)
   11864:	add	fp, sp, #0
   11868:	sub	sp, sp, #12
   1186c:	mov	r3, r0
   11870:	strb	r3, [fp, #-5]
   11874:	movw	r3, #28996	; 0x7144
   11878:	movt	r3, #2
   1187c:	ldrb	r2, [fp, #-5]
   11880:	strb	r2, [r3]
   11884:	nop	{0}
   11888:	add	sp, fp, #0
   1188c:	pop	{fp}		; (ldr fp, [sp], #4)
   11890:	bx	lr
   11894:	str	r4, [sp, #-12]!
   11898:	str	fp, [sp, #4]
   1189c:	str	lr, [sp, #8]
   118a0:	add	fp, sp, #8
   118a4:	sub	sp, sp, #20
   118a8:	movw	r3, #28980	; 0x7134
   118ac:	movt	r3, #2
   118b0:	ldr	r3, [r3]
   118b4:	mov	r0, r3
   118b8:	bl	15af8 <__assert_fail@plt+0x4db0>
   118bc:	mov	r3, r0
   118c0:	cmp	r3, #0
   118c4:	beq	11998 <__assert_fail@plt+0xc50>
   118c8:	movw	r3, #28996	; 0x7144
   118cc:	movt	r3, #2
   118d0:	ldrb	r3, [r3]
   118d4:	eor	r3, r3, #1
   118d8:	uxtb	r3, r3
   118dc:	cmp	r3, #0
   118e0:	bne	118f8 <__assert_fail@plt+0xbb0>
   118e4:	bl	10c94 <__errno_location@plt>
   118e8:	mov	r3, r0
   118ec:	ldr	r3, [r3]
   118f0:	cmp	r3, #32
   118f4:	beq	11998 <__assert_fail@plt+0xc50>
   118f8:	movw	r0, #27060	; 0x69b4
   118fc:	movt	r0, #1
   11900:	bl	10c70 <gettext@plt>
   11904:	str	r0, [fp, #-16]
   11908:	movw	r3, #28992	; 0x7140
   1190c:	movt	r3, #2
   11910:	ldr	r3, [r3]
   11914:	cmp	r3, #0
   11918:	beq	11964 <__assert_fail@plt+0xc1c>
   1191c:	bl	10c94 <__errno_location@plt>
   11920:	mov	r3, r0
   11924:	ldr	r4, [r3]
   11928:	movw	r3, #28992	; 0x7140
   1192c:	movt	r3, #2
   11930:	ldr	r3, [r3]
   11934:	mov	r0, r3
   11938:	bl	13fd0 <__assert_fail@plt+0x3288>
   1193c:	mov	r2, r0
   11940:	ldr	r3, [fp, #-16]
   11944:	str	r3, [sp]
   11948:	mov	r3, r2
   1194c:	movw	r2, #27072	; 0x69c0
   11950:	movt	r2, #1
   11954:	mov	r1, r4
   11958:	mov	r0, #0
   1195c:	bl	10c10 <error@plt>
   11960:	b	11984 <__assert_fail@plt+0xc3c>
   11964:	bl	10c94 <__errno_location@plt>
   11968:	mov	r3, r0
   1196c:	ldr	r1, [r3]
   11970:	ldr	r3, [fp, #-16]
   11974:	movw	r2, #27080	; 0x69c8
   11978:	movt	r2, #1
   1197c:	mov	r0, #0
   11980:	bl	10c10 <error@plt>
   11984:	movw	r3, #28880	; 0x70d0
   11988:	movt	r3, #2
   1198c:	ldr	r3, [r3]
   11990:	mov	r0, r3
   11994:	bl	10b8c <_exit@plt>
   11998:	movw	r3, #28968	; 0x7128
   1199c:	movt	r3, #2
   119a0:	ldr	r3, [r3]
   119a4:	mov	r0, r3
   119a8:	bl	15af8 <__assert_fail@plt+0x4db0>
   119ac:	mov	r3, r0
   119b0:	cmp	r3, #0
   119b4:	beq	119cc <__assert_fail@plt+0xc84>
   119b8:	movw	r3, #28880	; 0x70d0
   119bc:	movt	r3, #2
   119c0:	ldr	r3, [r3]
   119c4:	mov	r0, r3
   119c8:	bl	10b8c <_exit@plt>
   119cc:	nop	{0}
   119d0:	sub	sp, fp, #8
   119d4:	ldr	r4, [sp]
   119d8:	ldr	fp, [sp, #4]
   119dc:	add	sp, sp, #8
   119e0:	pop	{pc}		; (ldr pc, [sp], #4)
   119e4:	str	fp, [sp, #-8]!
   119e8:	str	lr, [sp, #4]
   119ec:	add	fp, sp, #4
   119f0:	sub	sp, sp, #16
   119f4:	str	r0, [fp, #-16]
   119f8:	ldr	r3, [fp, #-16]
   119fc:	cmp	r3, #0
   11a00:	bne	11a28 <__assert_fail@plt+0xce0>
   11a04:	movw	r3, #28968	; 0x7128
   11a08:	movt	r3, #2
   11a0c:	ldr	r3, [r3]
   11a10:	mov	r2, #55	; 0x37
   11a14:	mov	r1, #1
   11a18:	movw	r0, #27084	; 0x69cc
   11a1c:	movt	r0, #1
   11a20:	bl	10bd4 <fwrite@plt>
   11a24:	bl	10d3c <abort@plt>
   11a28:	mov	r1, #47	; 0x2f
   11a2c:	ldr	r0, [fp, #-16]
   11a30:	bl	10ce8 <strrchr@plt>
   11a34:	str	r0, [fp, #-8]
   11a38:	ldr	r3, [fp, #-8]
   11a3c:	cmp	r3, #0
   11a40:	beq	11a50 <__assert_fail@plt+0xd08>
   11a44:	ldr	r3, [fp, #-8]
   11a48:	add	r3, r3, #1
   11a4c:	b	11a54 <__assert_fail@plt+0xd0c>
   11a50:	ldr	r3, [fp, #-16]
   11a54:	str	r3, [fp, #-12]
   11a58:	ldr	r2, [fp, #-12]
   11a5c:	ldr	r3, [fp, #-16]
   11a60:	sub	r3, r2, r3
   11a64:	cmp	r3, #6
   11a68:	ble	11ad8 <__assert_fail@plt+0xd90>
   11a6c:	ldr	r3, [fp, #-12]
   11a70:	sub	r3, r3, #7
   11a74:	mov	r2, #7
   11a78:	movw	r1, #27140	; 0x6a04
   11a7c:	movt	r1, #1
   11a80:	mov	r0, r3
   11a84:	bl	10d30 <strncmp@plt>
   11a88:	mov	r3, r0
   11a8c:	cmp	r3, #0
   11a90:	bne	11ad8 <__assert_fail@plt+0xd90>
   11a94:	ldr	r3, [fp, #-12]
   11a98:	str	r3, [fp, #-16]
   11a9c:	mov	r2, #3
   11aa0:	movw	r1, #27148	; 0x6a0c
   11aa4:	movt	r1, #1
   11aa8:	ldr	r0, [fp, #-12]
   11aac:	bl	10d30 <strncmp@plt>
   11ab0:	mov	r3, r0
   11ab4:	cmp	r3, #0
   11ab8:	bne	11ad8 <__assert_fail@plt+0xd90>
   11abc:	ldr	r3, [fp, #-12]
   11ac0:	add	r3, r3, #3
   11ac4:	str	r3, [fp, #-16]
   11ac8:	movw	r3, #28952	; 0x7118
   11acc:	movt	r3, #2
   11ad0:	ldr	r2, [fp, #-16]
   11ad4:	str	r2, [r3]
   11ad8:	movw	r3, #29000	; 0x7148
   11adc:	movt	r3, #2
   11ae0:	ldr	r2, [fp, #-16]
   11ae4:	str	r2, [r3]
   11ae8:	movw	r3, #28956	; 0x711c
   11aec:	movt	r3, #2
   11af0:	ldr	r2, [fp, #-16]
   11af4:	str	r2, [r3]
   11af8:	nop	{0}
   11afc:	sub	sp, fp, #4
   11b00:	ldr	fp, [sp]
   11b04:	add	sp, sp, #4
   11b08:	pop	{pc}		; (ldr pc, [sp], #4)
   11b0c:	str	fp, [sp, #-8]!
   11b10:	str	lr, [sp, #4]
   11b14:	add	fp, sp, #4
   11b18:	sub	sp, sp, #16
   11b1c:	str	r0, [fp, #-16]
   11b20:	bl	10c94 <__errno_location@plt>
   11b24:	mov	r3, r0
   11b28:	ldr	r3, [r3]
   11b2c:	str	r3, [fp, #-8]
   11b30:	ldr	r3, [fp, #-16]
   11b34:	cmp	r3, #0
   11b38:	beq	11b44 <__assert_fail@plt+0xdfc>
   11b3c:	ldr	r3, [fp, #-16]
   11b40:	b	11b4c <__assert_fail@plt+0xe04>
   11b44:	movw	r3, #29004	; 0x714c
   11b48:	movt	r3, #2
   11b4c:	mov	r1, #48	; 0x30
   11b50:	mov	r0, r3
   11b54:	bl	152ec <__assert_fail@plt+0x45a4>
   11b58:	mov	r3, r0
   11b5c:	str	r3, [fp, #-12]
   11b60:	bl	10c94 <__errno_location@plt>
   11b64:	mov	r2, r0
   11b68:	ldr	r3, [fp, #-8]
   11b6c:	str	r3, [r2]
   11b70:	ldr	r3, [fp, #-12]
   11b74:	mov	r0, r3
   11b78:	sub	sp, fp, #4
   11b7c:	ldr	fp, [sp]
   11b80:	add	sp, sp, #4
   11b84:	pop	{pc}		; (ldr pc, [sp], #4)
   11b88:	push	{fp}		; (str fp, [sp, #-4]!)
   11b8c:	add	fp, sp, #0
   11b90:	sub	sp, sp, #12
   11b94:	str	r0, [fp, #-8]
   11b98:	ldr	r3, [fp, #-8]
   11b9c:	cmp	r3, #0
   11ba0:	beq	11bac <__assert_fail@plt+0xe64>
   11ba4:	ldr	r3, [fp, #-8]
   11ba8:	b	11bb4 <__assert_fail@plt+0xe6c>
   11bac:	movw	r3, #29004	; 0x714c
   11bb0:	movt	r3, #2
   11bb4:	ldr	r3, [r3]
   11bb8:	mov	r0, r3
   11bbc:	add	sp, fp, #0
   11bc0:	pop	{fp}		; (ldr fp, [sp], #4)
   11bc4:	bx	lr
   11bc8:	push	{fp}		; (str fp, [sp, #-4]!)
   11bcc:	add	fp, sp, #0
   11bd0:	sub	sp, sp, #12
   11bd4:	str	r0, [fp, #-8]
   11bd8:	str	r1, [fp, #-12]
   11bdc:	ldr	r3, [fp, #-8]
   11be0:	cmp	r3, #0
   11be4:	beq	11bf0 <__assert_fail@plt+0xea8>
   11be8:	ldr	r3, [fp, #-8]
   11bec:	b	11bf8 <__assert_fail@plt+0xeb0>
   11bf0:	movw	r3, #29004	; 0x714c
   11bf4:	movt	r3, #2
   11bf8:	ldr	r2, [fp, #-12]
   11bfc:	str	r2, [r3]
   11c00:	nop	{0}
   11c04:	add	sp, fp, #0
   11c08:	pop	{fp}		; (ldr fp, [sp], #4)
   11c0c:	bx	lr
   11c10:	push	{fp}		; (str fp, [sp, #-4]!)
   11c14:	add	fp, sp, #0
   11c18:	sub	sp, sp, #36	; 0x24
   11c1c:	str	r0, [fp, #-24]	; 0xffffffe8
   11c20:	mov	r3, r1
   11c24:	str	r2, [fp, #-32]	; 0xffffffe0
   11c28:	strb	r3, [fp, #-25]	; 0xffffffe7
   11c2c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   11c30:	strb	r3, [fp, #-5]
   11c34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c38:	cmp	r3, #0
   11c3c:	beq	11c48 <__assert_fail@plt+0xf00>
   11c40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c44:	b	11c50 <__assert_fail@plt+0xf08>
   11c48:	movw	r3, #29004	; 0x714c
   11c4c:	movt	r3, #2
   11c50:	add	r2, r3, #8
   11c54:	ldrb	r3, [fp, #-5]
   11c58:	lsr	r3, r3, #5
   11c5c:	uxtb	r3, r3
   11c60:	lsl	r3, r3, #2
   11c64:	add	r3, r2, r3
   11c68:	str	r3, [fp, #-12]
   11c6c:	ldrb	r3, [fp, #-5]
   11c70:	and	r3, r3, #31
   11c74:	str	r3, [fp, #-16]
   11c78:	ldr	r3, [fp, #-12]
   11c7c:	ldr	r2, [r3]
   11c80:	ldr	r3, [fp, #-16]
   11c84:	lsr	r3, r2, r3
   11c88:	and	r3, r3, #1
   11c8c:	str	r3, [fp, #-20]	; 0xffffffec
   11c90:	ldr	r3, [fp, #-12]
   11c94:	ldr	r3, [r3]
   11c98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11c9c:	and	r1, r2, #1
   11ca0:	ldr	r2, [fp, #-20]	; 0xffffffec
   11ca4:	eor	r1, r1, r2
   11ca8:	ldr	r2, [fp, #-16]
   11cac:	lsl	r2, r1, r2
   11cb0:	eor	r2, r2, r3
   11cb4:	ldr	r3, [fp, #-12]
   11cb8:	str	r2, [r3]
   11cbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   11cc0:	mov	r0, r3
   11cc4:	add	sp, fp, #0
   11cc8:	pop	{fp}		; (ldr fp, [sp], #4)
   11ccc:	bx	lr
   11cd0:	push	{fp}		; (str fp, [sp, #-4]!)
   11cd4:	add	fp, sp, #0
   11cd8:	sub	sp, sp, #20
   11cdc:	str	r0, [fp, #-16]
   11ce0:	str	r1, [fp, #-20]	; 0xffffffec
   11ce4:	ldr	r3, [fp, #-16]
   11ce8:	cmp	r3, #0
   11cec:	bne	11cfc <__assert_fail@plt+0xfb4>
   11cf0:	movw	r3, #29004	; 0x714c
   11cf4:	movt	r3, #2
   11cf8:	str	r3, [fp, #-16]
   11cfc:	ldr	r3, [fp, #-16]
   11d00:	ldr	r3, [r3, #4]
   11d04:	str	r3, [fp, #-8]
   11d08:	ldr	r3, [fp, #-16]
   11d0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   11d10:	str	r2, [r3, #4]
   11d14:	ldr	r3, [fp, #-8]
   11d18:	mov	r0, r3
   11d1c:	add	sp, fp, #0
   11d20:	pop	{fp}		; (ldr fp, [sp], #4)
   11d24:	bx	lr
   11d28:	str	fp, [sp, #-8]!
   11d2c:	str	lr, [sp, #4]
   11d30:	add	fp, sp, #4
   11d34:	sub	sp, sp, #16
   11d38:	str	r0, [fp, #-8]
   11d3c:	str	r1, [fp, #-12]
   11d40:	str	r2, [fp, #-16]
   11d44:	ldr	r3, [fp, #-8]
   11d48:	cmp	r3, #0
   11d4c:	bne	11d5c <__assert_fail@plt+0x1014>
   11d50:	movw	r3, #29004	; 0x714c
   11d54:	movt	r3, #2
   11d58:	str	r3, [fp, #-8]
   11d5c:	ldr	r3, [fp, #-8]
   11d60:	mov	r2, #10
   11d64:	str	r2, [r3]
   11d68:	ldr	r3, [fp, #-12]
   11d6c:	cmp	r3, #0
   11d70:	beq	11d80 <__assert_fail@plt+0x1038>
   11d74:	ldr	r3, [fp, #-16]
   11d78:	cmp	r3, #0
   11d7c:	bne	11d84 <__assert_fail@plt+0x103c>
   11d80:	bl	10d3c <abort@plt>
   11d84:	ldr	r3, [fp, #-8]
   11d88:	ldr	r2, [fp, #-12]
   11d8c:	str	r2, [r3, #40]	; 0x28
   11d90:	ldr	r3, [fp, #-8]
   11d94:	ldr	r2, [fp, #-16]
   11d98:	str	r2, [r3, #44]	; 0x2c
   11d9c:	nop	{0}
   11da0:	sub	sp, fp, #4
   11da4:	ldr	fp, [sp]
   11da8:	add	sp, sp, #4
   11dac:	pop	{pc}		; (ldr pc, [sp], #4)
   11db0:	str	fp, [sp, #-8]!
   11db4:	str	lr, [sp, #4]
   11db8:	add	fp, sp, #4
   11dbc:	sub	sp, sp, #56	; 0x38
   11dc0:	str	r0, [fp, #-56]	; 0xffffffc8
   11dc4:	str	r1, [fp, #-60]	; 0xffffffc4
   11dc8:	sub	r1, fp, #52	; 0x34
   11dcc:	mov	r2, #0
   11dd0:	mov	r3, #0
   11dd4:	strd	r2, [r1]
   11dd8:	strd	r2, [r1, #8]
   11ddc:	strd	r2, [r1, #16]
   11de0:	strd	r2, [r1, #24]
   11de4:	strd	r2, [r1, #32]
   11de8:	strd	r2, [r1, #40]	; 0x28
   11dec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   11df0:	cmp	r3, #10
   11df4:	bne	11dfc <__assert_fail@plt+0x10b4>
   11df8:	bl	10d3c <abort@plt>
   11dfc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   11e00:	str	r3, [fp, #-52]	; 0xffffffcc
   11e04:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11e08:	mov	r2, r3
   11e0c:	sub	r3, fp, #52	; 0x34
   11e10:	ldrd	r0, [r3]
   11e14:	strd	r0, [r2]
   11e18:	ldrd	r0, [r3, #8]
   11e1c:	strd	r0, [r2, #8]
   11e20:	ldrd	r0, [r3, #16]
   11e24:	strd	r0, [r2, #16]
   11e28:	ldrd	r0, [r3, #24]
   11e2c:	strd	r0, [r2, #24]
   11e30:	ldrd	r0, [r3, #32]
   11e34:	strd	r0, [r2, #32]
   11e38:	ldrd	r0, [r3, #40]	; 0x28
   11e3c:	strd	r0, [r2, #40]	; 0x28
   11e40:	ldr	r0, [fp, #-56]	; 0xffffffc8
   11e44:	sub	sp, fp, #4
   11e48:	ldr	fp, [sp]
   11e4c:	add	sp, sp, #4
   11e50:	pop	{pc}		; (ldr pc, [sp], #4)
   11e54:	str	fp, [sp, #-8]!
   11e58:	str	lr, [sp, #4]
   11e5c:	add	fp, sp, #4
   11e60:	sub	sp, sp, #16
   11e64:	str	r0, [fp, #-16]
   11e68:	str	r1, [fp, #-20]	; 0xffffffec
   11e6c:	ldr	r0, [fp, #-16]
   11e70:	bl	10c70 <gettext@plt>
   11e74:	str	r0, [fp, #-8]
   11e78:	ldr	r2, [fp, #-8]
   11e7c:	ldr	r3, [fp, #-16]
   11e80:	cmp	r2, r3
   11e84:	beq	11e90 <__assert_fail@plt+0x1148>
   11e88:	ldr	r3, [fp, #-8]
   11e8c:	b	11f40 <__assert_fail@plt+0x11f8>
   11e90:	bl	15dfc <__assert_fail@plt+0x50b4>
   11e94:	str	r0, [fp, #-12]
   11e98:	movw	r1, #27340	; 0x6acc
   11e9c:	movt	r1, #1
   11ea0:	ldr	r0, [fp, #-12]
   11ea4:	bl	15a4c <__assert_fail@plt+0x4d04>
   11ea8:	mov	r3, r0
   11eac:	cmp	r3, #0
   11eb0:	bne	11edc <__assert_fail@plt+0x1194>
   11eb4:	ldr	r3, [fp, #-16]
   11eb8:	ldrb	r3, [r3]
   11ebc:	cmp	r3, #96	; 0x60
   11ec0:	bne	11ed0 <__assert_fail@plt+0x1188>
   11ec4:	movw	r3, #27348	; 0x6ad4
   11ec8:	movt	r3, #1
   11ecc:	b	11f40 <__assert_fail@plt+0x11f8>
   11ed0:	movw	r3, #27352	; 0x6ad8
   11ed4:	movt	r3, #1
   11ed8:	b	11f40 <__assert_fail@plt+0x11f8>
   11edc:	movw	r1, #27356	; 0x6adc
   11ee0:	movt	r1, #1
   11ee4:	ldr	r0, [fp, #-12]
   11ee8:	bl	15a4c <__assert_fail@plt+0x4d04>
   11eec:	mov	r3, r0
   11ef0:	cmp	r3, #0
   11ef4:	bne	11f20 <__assert_fail@plt+0x11d8>
   11ef8:	ldr	r3, [fp, #-16]
   11efc:	ldrb	r3, [r3]
   11f00:	cmp	r3, #96	; 0x60
   11f04:	bne	11f14 <__assert_fail@plt+0x11cc>
   11f08:	movw	r3, #27364	; 0x6ae4
   11f0c:	movt	r3, #1
   11f10:	b	11f40 <__assert_fail@plt+0x11f8>
   11f14:	movw	r3, #27368	; 0x6ae8
   11f18:	movt	r3, #1
   11f1c:	b	11f40 <__assert_fail@plt+0x11f8>
   11f20:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f24:	cmp	r3, #9
   11f28:	bne	11f38 <__assert_fail@plt+0x11f0>
   11f2c:	movw	r3, #27372	; 0x6aec
   11f30:	movt	r3, #1
   11f34:	b	11f40 <__assert_fail@plt+0x11f8>
   11f38:	movw	r3, #27376	; 0x6af0
   11f3c:	movt	r3, #1
   11f40:	mov	r0, r3
   11f44:	sub	sp, fp, #4
   11f48:	ldr	fp, [sp]
   11f4c:	add	sp, sp, #4
   11f50:	pop	{pc}		; (ldr pc, [sp], #4)
   11f54:	str	r4, [sp, #-12]!
   11f58:	str	fp, [sp, #4]
   11f5c:	str	lr, [sp, #8]
   11f60:	add	fp, sp, #8
   11f64:	sub	sp, sp, #116	; 0x74
   11f68:	str	r0, [fp, #-88]	; 0xffffffa8
   11f6c:	str	r1, [fp, #-92]	; 0xffffffa4
   11f70:	str	r2, [fp, #-96]	; 0xffffffa0
   11f74:	str	r3, [fp, #-100]	; 0xffffff9c
   11f78:	mov	r3, #0
   11f7c:	str	r3, [fp, #-20]	; 0xffffffec
   11f80:	mov	r3, #0
   11f84:	str	r3, [fp, #-24]	; 0xffffffe8
   11f88:	mov	r3, #0
   11f8c:	str	r3, [fp, #-28]	; 0xffffffe4
   11f90:	mov	r3, #0
   11f94:	str	r3, [fp, #-32]	; 0xffffffe0
   11f98:	mov	r3, #0
   11f9c:	strb	r3, [fp, #-33]	; 0xffffffdf
   11fa0:	bl	10bec <__ctype_get_mb_cur_max@plt>
   11fa4:	mov	r3, r0
   11fa8:	cmp	r3, #1
   11fac:	moveq	r3, #1
   11fb0:	movne	r3, #0
   11fb4:	strb	r3, [fp, #-57]	; 0xffffffc7
   11fb8:	ldr	r3, [fp, #8]
   11fbc:	and	r3, r3, #2
   11fc0:	cmp	r3, #0
   11fc4:	movne	r3, #1
   11fc8:	moveq	r3, #0
   11fcc:	strb	r3, [fp, #-34]	; 0xffffffde
   11fd0:	mov	r3, #0
   11fd4:	strb	r3, [fp, #-35]	; 0xffffffdd
   11fd8:	mov	r3, #0
   11fdc:	strb	r3, [fp, #-36]	; 0xffffffdc
   11fe0:	mov	r3, #1
   11fe4:	strb	r3, [fp, #-37]	; 0xffffffdb
   11fe8:	ldr	r3, [fp, #4]
   11fec:	cmp	r3, #10
   11ff0:	ldrls	pc, [pc, r3, lsl #2]
   11ff4:	b	1220c <__assert_fail@plt+0x14c4>
   11ff8:	andeq	r2, r1, r0, lsl #4
   11ffc:	andeq	r2, r1, r8, ror r1
   12000:	muleq	r1, ip, r1
   12004:	andeq	r2, r1, r0, ror r1
   12008:	andeq	r2, r1, r0, lsl #3
   1200c:	andeq	r2, r1, r4, lsr r0
   12010:	andeq	r2, r1, r4, lsr #32
   12014:	muleq	r1, r8, r0
   12018:	andeq	r2, r1, ip, lsr #1
   1201c:	andeq	r2, r1, ip, lsr #1
   12020:	andeq	r2, r1, ip, lsr #1
   12024:	mov	r3, #5
   12028:	str	r3, [fp, #4]
   1202c:	mov	r3, #1
   12030:	strb	r3, [fp, #-34]	; 0xffffffde
   12034:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12038:	eor	r3, r3, #1
   1203c:	uxtb	r3, r3
   12040:	cmp	r3, #0
   12044:	beq	12078 <__assert_fail@plt+0x1330>
   12048:	ldr	r2, [fp, #-20]	; 0xffffffec
   1204c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12050:	cmp	r2, r3
   12054:	bcs	1206c <__assert_fail@plt+0x1324>
   12058:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1205c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12060:	add	r3, r2, r3
   12064:	mov	r2, #34	; 0x22
   12068:	strb	r2, [r3]
   1206c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12070:	add	r3, r3, #1
   12074:	str	r3, [fp, #-20]	; 0xffffffec
   12078:	mov	r3, #1
   1207c:	strb	r3, [fp, #-33]	; 0xffffffdf
   12080:	movw	r3, #27372	; 0x6aec
   12084:	movt	r3, #1
   12088:	str	r3, [fp, #-28]	; 0xffffffe4
   1208c:	mov	r3, #1
   12090:	str	r3, [fp, #-32]	; 0xffffffe0
   12094:	b	12210 <__assert_fail@plt+0x14c8>
   12098:	mov	r3, #1
   1209c:	strb	r3, [fp, #-33]	; 0xffffffdf
   120a0:	mov	r3, #0
   120a4:	strb	r3, [fp, #-34]	; 0xffffffde
   120a8:	b	12210 <__assert_fail@plt+0x14c8>
   120ac:	ldr	r3, [fp, #4]
   120b0:	cmp	r3, #10
   120b4:	beq	120e0 <__assert_fail@plt+0x1398>
   120b8:	ldr	r1, [fp, #4]
   120bc:	movw	r0, #27380	; 0x6af4
   120c0:	movt	r0, #1
   120c4:	bl	11e54 <__assert_fail@plt+0x110c>
   120c8:	str	r0, [fp, #16]
   120cc:	ldr	r1, [fp, #4]
   120d0:	movw	r0, #27376	; 0x6af0
   120d4:	movt	r0, #1
   120d8:	bl	11e54 <__assert_fail@plt+0x110c>
   120dc:	str	r0, [fp, #20]
   120e0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   120e4:	eor	r3, r3, #1
   120e8:	uxtb	r3, r3
   120ec:	cmp	r3, #0
   120f0:	beq	12150 <__assert_fail@plt+0x1408>
   120f4:	ldr	r3, [fp, #16]
   120f8:	str	r3, [fp, #-28]	; 0xffffffe4
   120fc:	b	12140 <__assert_fail@plt+0x13f8>
   12100:	ldr	r2, [fp, #-20]	; 0xffffffec
   12104:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12108:	cmp	r2, r3
   1210c:	bcs	12128 <__assert_fail@plt+0x13e0>
   12110:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12114:	ldr	r3, [fp, #-20]	; 0xffffffec
   12118:	add	r3, r2, r3
   1211c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12120:	ldrb	r2, [r2]
   12124:	strb	r2, [r3]
   12128:	ldr	r3, [fp, #-20]	; 0xffffffec
   1212c:	add	r3, r3, #1
   12130:	str	r3, [fp, #-20]	; 0xffffffec
   12134:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12138:	add	r3, r3, #1
   1213c:	str	r3, [fp, #-28]	; 0xffffffe4
   12140:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12144:	ldrb	r3, [r3]
   12148:	cmp	r3, #0
   1214c:	bne	12100 <__assert_fail@plt+0x13b8>
   12150:	mov	r3, #1
   12154:	strb	r3, [fp, #-33]	; 0xffffffdf
   12158:	ldr	r3, [fp, #20]
   1215c:	str	r3, [fp, #-28]	; 0xffffffe4
   12160:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12164:	bl	10c7c <strlen@plt>
   12168:	str	r0, [fp, #-32]	; 0xffffffe0
   1216c:	b	12210 <__assert_fail@plt+0x14c8>
   12170:	mov	r3, #1
   12174:	strb	r3, [fp, #-33]	; 0xffffffdf
   12178:	mov	r3, #1
   1217c:	strb	r3, [fp, #-34]	; 0xffffffde
   12180:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12184:	eor	r3, r3, #1
   12188:	uxtb	r3, r3
   1218c:	cmp	r3, #0
   12190:	beq	1219c <__assert_fail@plt+0x1454>
   12194:	mov	r3, #1
   12198:	strb	r3, [fp, #-33]	; 0xffffffdf
   1219c:	mov	r3, #2
   121a0:	str	r3, [fp, #4]
   121a4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   121a8:	eor	r3, r3, #1
   121ac:	uxtb	r3, r3
   121b0:	cmp	r3, #0
   121b4:	beq	121e8 <__assert_fail@plt+0x14a0>
   121b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   121bc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   121c0:	cmp	r2, r3
   121c4:	bcs	121dc <__assert_fail@plt+0x1494>
   121c8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   121cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   121d0:	add	r3, r2, r3
   121d4:	mov	r2, #39	; 0x27
   121d8:	strb	r2, [r3]
   121dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   121e0:	add	r3, r3, #1
   121e4:	str	r3, [fp, #-20]	; 0xffffffec
   121e8:	movw	r3, #27376	; 0x6af0
   121ec:	movt	r3, #1
   121f0:	str	r3, [fp, #-28]	; 0xffffffe4
   121f4:	mov	r3, #1
   121f8:	str	r3, [fp, #-32]	; 0xffffffe0
   121fc:	b	12210 <__assert_fail@plt+0x14c8>
   12200:	mov	r3, #0
   12204:	strb	r3, [fp, #-34]	; 0xffffffde
   12208:	b	12210 <__assert_fail@plt+0x14c8>
   1220c:	bl	10d3c <abort@plt>
   12210:	mov	r3, #0
   12214:	str	r3, [fp, #-16]
   12218:	b	133b4 <__assert_fail@plt+0x266c>
   1221c:	mov	r3, #0
   12220:	strb	r3, [fp, #-40]	; 0xffffffd8
   12224:	mov	r3, #0
   12228:	strb	r3, [fp, #-41]	; 0xffffffd7
   1222c:	mov	r3, #0
   12230:	strb	r3, [fp, #-42]	; 0xffffffd6
   12234:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   12238:	cmp	r3, #0
   1223c:	beq	122d8 <__assert_fail@plt+0x1590>
   12240:	ldr	r3, [fp, #4]
   12244:	cmp	r3, #2
   12248:	beq	122d8 <__assert_fail@plt+0x1590>
   1224c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12250:	cmp	r3, #0
   12254:	beq	122d8 <__assert_fail@plt+0x1590>
   12258:	ldr	r2, [fp, #-16]
   1225c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12260:	add	r4, r2, r3
   12264:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12268:	cmn	r3, #1
   1226c:	bne	12290 <__assert_fail@plt+0x1548>
   12270:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12274:	cmp	r3, #1
   12278:	bls	12290 <__assert_fail@plt+0x1548>
   1227c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   12280:	bl	10c7c <strlen@plt>
   12284:	str	r0, [fp, #-100]	; 0xffffff9c
   12288:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1228c:	b	12294 <__assert_fail@plt+0x154c>
   12290:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12294:	cmp	r3, r4
   12298:	bcc	122d8 <__assert_fail@plt+0x1590>
   1229c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   122a0:	ldr	r3, [fp, #-16]
   122a4:	add	r3, r2, r3
   122a8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   122ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   122b0:	mov	r0, r3
   122b4:	bl	10bb0 <memcmp@plt>
   122b8:	mov	r3, r0
   122bc:	cmp	r3, #0
   122c0:	bne	122d8 <__assert_fail@plt+0x1590>
   122c4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   122c8:	cmp	r3, #0
   122cc:	bne	13570 <__assert_fail@plt+0x2828>
   122d0:	mov	r3, #1
   122d4:	strb	r3, [fp, #-40]	; 0xffffffd8
   122d8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   122dc:	ldr	r3, [fp, #-16]
   122e0:	add	r3, r2, r3
   122e4:	ldrb	r3, [r3]
   122e8:	strb	r3, [fp, #-38]	; 0xffffffda
   122ec:	ldrb	r3, [fp, #-38]	; 0xffffffda
   122f0:	cmp	r3, #126	; 0x7e
   122f4:	ldrls	pc, [pc, r3, lsl #2]
   122f8:	b	12b30 <__assert_fail@plt+0x1de8>
   122fc:	strdeq	r2, [r1], -r8
   12300:	andeq	r2, r1, r0, lsr fp
   12304:	andeq	r2, r1, r0, lsr fp
   12308:	andeq	r2, r1, r0, lsr fp
   1230c:	andeq	r2, r1, r0, lsr fp
   12310:	andeq	r2, r1, r0, lsr fp
   12314:	andeq	r2, r1, r0, lsr fp
   12318:	andeq	r2, r1, ip, ror #17
   1231c:	strdeq	r2, [r1], -r8
   12320:	andeq	r2, r1, r8, lsr #18
   12324:	andeq	r2, r1, r0, lsl r9
   12328:	andeq	r2, r1, r4, lsr r9
   1232c:	andeq	r2, r1, r4, lsl #18
   12330:	andeq	r2, r1, ip, lsl r9
   12334:	andeq	r2, r1, r0, lsr fp
   12338:	andeq	r2, r1, r0, lsr fp
   1233c:	andeq	r2, r1, r0, lsr fp
   12340:	andeq	r2, r1, r0, lsr fp
   12344:	andeq	r2, r1, r0, lsr fp
   12348:	andeq	r2, r1, r0, lsr fp
   1234c:	andeq	r2, r1, r0, lsr fp
   12350:	andeq	r2, r1, r0, lsr fp
   12354:	andeq	r2, r1, r0, lsr fp
   12358:	andeq	r2, r1, r0, lsr fp
   1235c:	andeq	r2, r1, r0, lsr fp
   12360:	andeq	r2, r1, r0, lsr fp
   12364:	andeq	r2, r1, r0, lsr fp
   12368:	andeq	r2, r1, r0, lsr fp
   1236c:	andeq	r2, r1, r0, lsr fp
   12370:	andeq	r2, r1, r0, lsr fp
   12374:	andeq	r2, r1, r0, lsr fp
   12378:	andeq	r2, r1, r0, lsr fp
   1237c:	andeq	r2, r1, r4, lsl sl
   12380:	andeq	r2, r1, ip, lsl sl
   12384:	andeq	r2, r1, ip, lsl sl
   12388:	andeq	r2, r1, r8, lsl #20
   1238c:	andeq	r2, r1, ip, lsl sl
   12390:	andeq	r2, r1, r4, lsr #22
   12394:	andeq	r2, r1, ip, lsl sl
   12398:	andeq	r2, r1, r8, lsr sl
   1239c:	andeq	r2, r1, ip, lsl sl
   123a0:	andeq	r2, r1, ip, lsl sl
   123a4:	andeq	r2, r1, ip, lsl sl
   123a8:	andeq	r2, r1, r4, lsr #22
   123ac:	andeq	r2, r1, r4, lsr #22
   123b0:	andeq	r2, r1, r4, lsr #22
   123b4:	andeq	r2, r1, r4, lsr #22
   123b8:	andeq	r2, r1, r4, lsr #22
   123bc:	andeq	r2, r1, r4, lsr #22
   123c0:	andeq	r2, r1, r4, lsr #22
   123c4:	andeq	r2, r1, r4, lsr #22
   123c8:	andeq	r2, r1, r4, lsr #22
   123cc:	andeq	r2, r1, r4, lsr #22
   123d0:	andeq	r2, r1, r4, lsr #22
   123d4:	andeq	r2, r1, r4, lsr #22
   123d8:	andeq	r2, r1, r4, lsr #22
   123dc:	andeq	r2, r1, r4, lsr #22
   123e0:	andeq	r2, r1, r4, lsr #22
   123e4:	andeq	r2, r1, r4, lsr #22
   123e8:	andeq	r2, r1, ip, lsl sl
   123ec:	andeq	r2, r1, ip, lsl sl
   123f0:	andeq	r2, r1, ip, lsl sl
   123f4:	andeq	r2, r1, ip, lsl sl
   123f8:	ldrdeq	r2, [r1], -r8
   123fc:	andeq	r2, r1, r0, lsr fp
   12400:	andeq	r2, r1, r4, lsr #22
   12404:	andeq	r2, r1, r4, lsr #22
   12408:	andeq	r2, r1, r4, lsr #22
   1240c:	andeq	r2, r1, r4, lsr #22
   12410:	andeq	r2, r1, r4, lsr #22
   12414:	andeq	r2, r1, r4, lsr #22
   12418:	andeq	r2, r1, r4, lsr #22
   1241c:	andeq	r2, r1, r4, lsr #22
   12420:	andeq	r2, r1, r4, lsr #22
   12424:	andeq	r2, r1, r4, lsr #22
   12428:	andeq	r2, r1, r4, lsr #22
   1242c:	andeq	r2, r1, r4, lsr #22
   12430:	andeq	r2, r1, r4, lsr #22
   12434:	andeq	r2, r1, r4, lsr #22
   12438:	andeq	r2, r1, r4, lsr #22
   1243c:	andeq	r2, r1, r4, lsr #22
   12440:	andeq	r2, r1, r4, lsr #22
   12444:	andeq	r2, r1, r4, lsr #22
   12448:	andeq	r2, r1, r4, lsr #22
   1244c:	andeq	r2, r1, r4, lsr #22
   12450:	andeq	r2, r1, r4, lsr #22
   12454:	andeq	r2, r1, r4, lsr #22
   12458:	andeq	r2, r1, r4, lsr #22
   1245c:	andeq	r2, r1, r4, lsr #22
   12460:	andeq	r2, r1, r4, lsr #22
   12464:	andeq	r2, r1, r4, lsr #22
   12468:	andeq	r2, r1, ip, lsl sl
   1246c:	andeq	r2, r1, r0, asr #18
   12470:	andeq	r2, r1, r4, lsr #22
   12474:	andeq	r2, r1, ip, lsl sl
   12478:	andeq	r2, r1, r4, lsr #22
   1247c:	andeq	r2, r1, ip, lsl sl
   12480:	andeq	r2, r1, r4, lsr #22
   12484:	andeq	r2, r1, r4, lsr #22
   12488:	andeq	r2, r1, r4, lsr #22
   1248c:	andeq	r2, r1, r4, lsr #22
   12490:	andeq	r2, r1, r4, lsr #22
   12494:	andeq	r2, r1, r4, lsr #22
   12498:	andeq	r2, r1, r4, lsr #22
   1249c:	andeq	r2, r1, r4, lsr #22
   124a0:	andeq	r2, r1, r4, lsr #22
   124a4:	andeq	r2, r1, r4, lsr #22
   124a8:	andeq	r2, r1, r4, lsr #22
   124ac:	andeq	r2, r1, r4, lsr #22
   124b0:	andeq	r2, r1, r4, lsr #22
   124b4:	andeq	r2, r1, r4, lsr #22
   124b8:	andeq	r2, r1, r4, lsr #22
   124bc:	andeq	r2, r1, r4, lsr #22
   124c0:	andeq	r2, r1, r4, lsr #22
   124c4:	andeq	r2, r1, r4, lsr #22
   124c8:	andeq	r2, r1, r4, lsr #22
   124cc:	andeq	r2, r1, r4, lsr #22
   124d0:	andeq	r2, r1, r4, lsr #22
   124d4:	andeq	r2, r1, r4, lsr #22
   124d8:	andeq	r2, r1, r4, lsr #22
   124dc:	andeq	r2, r1, r4, lsr #22
   124e0:	andeq	r2, r1, r4, lsr #22
   124e4:	andeq	r2, r1, r4, lsr #22
   124e8:	andeq	r2, r1, r0, asr #19
   124ec:	andeq	r2, r1, ip, lsl sl
   124f0:	andeq	r2, r1, r0, asr #19
   124f4:	andeq	r2, r1, r8, lsl #20
   124f8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   124fc:	cmp	r3, #0
   12500:	beq	126c4 <__assert_fail@plt+0x197c>
   12504:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12508:	cmp	r3, #0
   1250c:	bne	13578 <__assert_fail@plt+0x2830>
   12510:	mov	r3, #1
   12514:	strb	r3, [fp, #-41]	; 0xffffffd7
   12518:	ldr	r3, [fp, #4]
   1251c:	cmp	r3, #2
   12520:	bne	125d0 <__assert_fail@plt+0x1888>
   12524:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   12528:	eor	r3, r3, #1
   1252c:	uxtb	r3, r3
   12530:	cmp	r3, #0
   12534:	beq	125d0 <__assert_fail@plt+0x1888>
   12538:	ldr	r2, [fp, #-20]	; 0xffffffec
   1253c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12540:	cmp	r2, r3
   12544:	bcs	1255c <__assert_fail@plt+0x1814>
   12548:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1254c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12550:	add	r3, r2, r3
   12554:	mov	r2, #39	; 0x27
   12558:	strb	r2, [r3]
   1255c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12560:	add	r3, r3, #1
   12564:	str	r3, [fp, #-20]	; 0xffffffec
   12568:	ldr	r2, [fp, #-20]	; 0xffffffec
   1256c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12570:	cmp	r2, r3
   12574:	bcs	1258c <__assert_fail@plt+0x1844>
   12578:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1257c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12580:	add	r3, r2, r3
   12584:	mov	r2, #36	; 0x24
   12588:	strb	r2, [r3]
   1258c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12590:	add	r3, r3, #1
   12594:	str	r3, [fp, #-20]	; 0xffffffec
   12598:	ldr	r2, [fp, #-20]	; 0xffffffec
   1259c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   125a0:	cmp	r2, r3
   125a4:	bcs	125bc <__assert_fail@plt+0x1874>
   125a8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   125ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   125b0:	add	r3, r2, r3
   125b4:	mov	r2, #39	; 0x27
   125b8:	strb	r2, [r3]
   125bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   125c0:	add	r3, r3, #1
   125c4:	str	r3, [fp, #-20]	; 0xffffffec
   125c8:	mov	r3, #1
   125cc:	strb	r3, [fp, #-35]	; 0xffffffdd
   125d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   125d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   125d8:	cmp	r2, r3
   125dc:	bcs	125f4 <__assert_fail@plt+0x18ac>
   125e0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   125e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   125e8:	add	r3, r2, r3
   125ec:	mov	r2, #92	; 0x5c
   125f0:	strb	r2, [r3]
   125f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   125f8:	add	r3, r3, #1
   125fc:	str	r3, [fp, #-20]	; 0xffffffec
   12600:	ldr	r3, [fp, #4]
   12604:	cmp	r3, #2
   12608:	beq	126b8 <__assert_fail@plt+0x1970>
   1260c:	ldr	r3, [fp, #-16]
   12610:	add	r3, r3, #1
   12614:	ldr	r2, [fp, #-100]	; 0xffffff9c
   12618:	cmp	r2, r3
   1261c:	bls	126b8 <__assert_fail@plt+0x1970>
   12620:	ldr	r3, [fp, #-16]
   12624:	add	r3, r3, #1
   12628:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1262c:	add	r3, r2, r3
   12630:	ldrb	r3, [r3]
   12634:	cmp	r3, #47	; 0x2f
   12638:	bls	126b8 <__assert_fail@plt+0x1970>
   1263c:	ldr	r3, [fp, #-16]
   12640:	add	r3, r3, #1
   12644:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12648:	add	r3, r2, r3
   1264c:	ldrb	r3, [r3]
   12650:	cmp	r3, #57	; 0x39
   12654:	bhi	126b8 <__assert_fail@plt+0x1970>
   12658:	ldr	r2, [fp, #-20]	; 0xffffffec
   1265c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12660:	cmp	r2, r3
   12664:	bcs	1267c <__assert_fail@plt+0x1934>
   12668:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1266c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12670:	add	r3, r2, r3
   12674:	mov	r2, #48	; 0x30
   12678:	strb	r2, [r3]
   1267c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12680:	add	r3, r3, #1
   12684:	str	r3, [fp, #-20]	; 0xffffffec
   12688:	ldr	r2, [fp, #-20]	; 0xffffffec
   1268c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12690:	cmp	r2, r3
   12694:	bcs	126ac <__assert_fail@plt+0x1964>
   12698:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1269c:	ldr	r3, [fp, #-20]	; 0xffffffec
   126a0:	add	r3, r2, r3
   126a4:	mov	r2, #48	; 0x30
   126a8:	strb	r2, [r3]
   126ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   126b0:	add	r3, r3, #1
   126b4:	str	r3, [fp, #-20]	; 0xffffffec
   126b8:	mov	r3, #48	; 0x30
   126bc:	strb	r3, [fp, #-38]	; 0xffffffda
   126c0:	b	13100 <__assert_fail@plt+0x23b8>
   126c4:	ldr	r3, [fp, #8]
   126c8:	and	r3, r3, #1
   126cc:	cmp	r3, #0
   126d0:	beq	13100 <__assert_fail@plt+0x23b8>
   126d4:	b	133a8 <__assert_fail@plt+0x2660>
   126d8:	ldr	r3, [fp, #4]
   126dc:	cmp	r3, #2
   126e0:	beq	126f4 <__assert_fail@plt+0x19ac>
   126e4:	ldr	r3, [fp, #4]
   126e8:	cmp	r3, #5
   126ec:	beq	12704 <__assert_fail@plt+0x19bc>
   126f0:	b	128e8 <__assert_fail@plt+0x1ba0>
   126f4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   126f8:	cmp	r3, #0
   126fc:	beq	128dc <__assert_fail@plt+0x1b94>
   12700:	b	135ac <__assert_fail@plt+0x2864>
   12704:	ldr	r3, [fp, #8]
   12708:	and	r3, r3, #4
   1270c:	cmp	r3, #0
   12710:	beq	128e4 <__assert_fail@plt+0x1b9c>
   12714:	ldr	r3, [fp, #-16]
   12718:	add	r3, r3, #2
   1271c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   12720:	cmp	r2, r3
   12724:	bls	128e4 <__assert_fail@plt+0x1b9c>
   12728:	ldr	r3, [fp, #-16]
   1272c:	add	r3, r3, #1
   12730:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12734:	add	r3, r2, r3
   12738:	ldrb	r3, [r3]
   1273c:	cmp	r3, #63	; 0x3f
   12740:	bne	128e4 <__assert_fail@plt+0x1b9c>
   12744:	ldr	r3, [fp, #-16]
   12748:	add	r3, r3, #2
   1274c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12750:	add	r3, r2, r3
   12754:	ldrb	r3, [r3]
   12758:	sub	r3, r3, #33	; 0x21
   1275c:	cmp	r3, #29
   12760:	ldrls	pc, [pc, r3, lsl #2]
   12764:	b	128d4 <__assert_fail@plt+0x1b8c>
   12768:	andeq	r2, r1, r0, ror #15
   1276c:	ldrdeq	r2, [r1], -r4
   12770:	ldrdeq	r2, [r1], -r4
   12774:	ldrdeq	r2, [r1], -r4
   12778:	ldrdeq	r2, [r1], -r4
   1277c:	ldrdeq	r2, [r1], -r4
   12780:	andeq	r2, r1, r0, ror #15
   12784:	andeq	r2, r1, r0, ror #15
   12788:	andeq	r2, r1, r0, ror #15
   1278c:	ldrdeq	r2, [r1], -r4
   12790:	ldrdeq	r2, [r1], -r4
   12794:	ldrdeq	r2, [r1], -r4
   12798:	andeq	r2, r1, r0, ror #15
   1279c:	ldrdeq	r2, [r1], -r4
   127a0:	andeq	r2, r1, r0, ror #15
   127a4:	ldrdeq	r2, [r1], -r4
   127a8:	ldrdeq	r2, [r1], -r4
   127ac:	ldrdeq	r2, [r1], -r4
   127b0:	ldrdeq	r2, [r1], -r4
   127b4:	ldrdeq	r2, [r1], -r4
   127b8:	ldrdeq	r2, [r1], -r4
   127bc:	ldrdeq	r2, [r1], -r4
   127c0:	ldrdeq	r2, [r1], -r4
   127c4:	ldrdeq	r2, [r1], -r4
   127c8:	ldrdeq	r2, [r1], -r4
   127cc:	ldrdeq	r2, [r1], -r4
   127d0:	ldrdeq	r2, [r1], -r4
   127d4:	andeq	r2, r1, r0, ror #15
   127d8:	andeq	r2, r1, r0, ror #15
   127dc:	andeq	r2, r1, r0, ror #15
   127e0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   127e4:	cmp	r3, #0
   127e8:	bne	13580 <__assert_fail@plt+0x2838>
   127ec:	ldr	r3, [fp, #-16]
   127f0:	add	r3, r3, #2
   127f4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   127f8:	add	r3, r2, r3
   127fc:	ldrb	r3, [r3]
   12800:	strb	r3, [fp, #-38]	; 0xffffffda
   12804:	ldr	r3, [fp, #-16]
   12808:	add	r3, r3, #2
   1280c:	str	r3, [fp, #-16]
   12810:	ldr	r2, [fp, #-20]	; 0xffffffec
   12814:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12818:	cmp	r2, r3
   1281c:	bcs	12834 <__assert_fail@plt+0x1aec>
   12820:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12824:	ldr	r3, [fp, #-20]	; 0xffffffec
   12828:	add	r3, r2, r3
   1282c:	mov	r2, #63	; 0x3f
   12830:	strb	r2, [r3]
   12834:	ldr	r3, [fp, #-20]	; 0xffffffec
   12838:	add	r3, r3, #1
   1283c:	str	r3, [fp, #-20]	; 0xffffffec
   12840:	ldr	r2, [fp, #-20]	; 0xffffffec
   12844:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12848:	cmp	r2, r3
   1284c:	bcs	12864 <__assert_fail@plt+0x1b1c>
   12850:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12854:	ldr	r3, [fp, #-20]	; 0xffffffec
   12858:	add	r3, r2, r3
   1285c:	mov	r2, #34	; 0x22
   12860:	strb	r2, [r3]
   12864:	ldr	r3, [fp, #-20]	; 0xffffffec
   12868:	add	r3, r3, #1
   1286c:	str	r3, [fp, #-20]	; 0xffffffec
   12870:	ldr	r2, [fp, #-20]	; 0xffffffec
   12874:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12878:	cmp	r2, r3
   1287c:	bcs	12894 <__assert_fail@plt+0x1b4c>
   12880:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12884:	ldr	r3, [fp, #-20]	; 0xffffffec
   12888:	add	r3, r2, r3
   1288c:	mov	r2, #34	; 0x22
   12890:	strb	r2, [r3]
   12894:	ldr	r3, [fp, #-20]	; 0xffffffec
   12898:	add	r3, r3, #1
   1289c:	str	r3, [fp, #-20]	; 0xffffffec
   128a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   128a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   128a8:	cmp	r2, r3
   128ac:	bcs	128c4 <__assert_fail@plt+0x1b7c>
   128b0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   128b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   128b8:	add	r3, r2, r3
   128bc:	mov	r2, #63	; 0x3f
   128c0:	strb	r2, [r3]
   128c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   128c8:	add	r3, r3, #1
   128cc:	str	r3, [fp, #-20]	; 0xffffffec
   128d0:	b	128d8 <__assert_fail@plt+0x1b90>
   128d4:	nop	{0}
   128d8:	b	128e4 <__assert_fail@plt+0x1b9c>
   128dc:	nop	{0}
   128e0:	b	13134 <__assert_fail@plt+0x23ec>
   128e4:	nop	{0}
   128e8:	b	13134 <__assert_fail@plt+0x23ec>
   128ec:	mov	r3, #97	; 0x61
   128f0:	strb	r3, [fp, #-39]	; 0xffffffd9
   128f4:	b	129a8 <__assert_fail@plt+0x1c60>
   128f8:	mov	r3, #98	; 0x62
   128fc:	strb	r3, [fp, #-39]	; 0xffffffd9
   12900:	b	129a8 <__assert_fail@plt+0x1c60>
   12904:	mov	r3, #102	; 0x66
   12908:	strb	r3, [fp, #-39]	; 0xffffffd9
   1290c:	b	129a8 <__assert_fail@plt+0x1c60>
   12910:	mov	r3, #110	; 0x6e
   12914:	strb	r3, [fp, #-39]	; 0xffffffd9
   12918:	b	1298c <__assert_fail@plt+0x1c44>
   1291c:	mov	r3, #114	; 0x72
   12920:	strb	r3, [fp, #-39]	; 0xffffffd9
   12924:	b	1298c <__assert_fail@plt+0x1c44>
   12928:	mov	r3, #116	; 0x74
   1292c:	strb	r3, [fp, #-39]	; 0xffffffd9
   12930:	b	1298c <__assert_fail@plt+0x1c44>
   12934:	mov	r3, #118	; 0x76
   12938:	strb	r3, [fp, #-39]	; 0xffffffd9
   1293c:	b	129a8 <__assert_fail@plt+0x1c60>
   12940:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12944:	strb	r3, [fp, #-39]	; 0xffffffd9
   12948:	ldr	r3, [fp, #4]
   1294c:	cmp	r3, #2
   12950:	bne	12964 <__assert_fail@plt+0x1c1c>
   12954:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12958:	cmp	r3, #0
   1295c:	beq	132c0 <__assert_fail@plt+0x2578>
   12960:	b	135ac <__assert_fail@plt+0x2864>
   12964:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   12968:	cmp	r3, #0
   1296c:	beq	12988 <__assert_fail@plt+0x1c40>
   12970:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12974:	cmp	r3, #0
   12978:	beq	12988 <__assert_fail@plt+0x1c40>
   1297c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12980:	cmp	r3, #0
   12984:	bne	132c8 <__assert_fail@plt+0x2580>
   12988:	nop	{0}
   1298c:	ldr	r3, [fp, #4]
   12990:	cmp	r3, #2
   12994:	bne	129a4 <__assert_fail@plt+0x1c5c>
   12998:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1299c:	cmp	r3, #0
   129a0:	bne	13588 <__assert_fail@plt+0x2840>
   129a4:	nop	{0}
   129a8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   129ac:	cmp	r3, #0
   129b0:	beq	13108 <__assert_fail@plt+0x23c0>
   129b4:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   129b8:	strb	r3, [fp, #-38]	; 0xffffffda
   129bc:	b	131c0 <__assert_fail@plt+0x2478>
   129c0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   129c4:	cmn	r3, #1
   129c8:	bne	129ec <__assert_fail@plt+0x1ca4>
   129cc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   129d0:	add	r3, r3, #1
   129d4:	ldrb	r3, [r3]
   129d8:	cmp	r3, #0
   129dc:	movne	r3, #1
   129e0:	moveq	r3, #0
   129e4:	uxtb	r3, r3
   129e8:	b	12a00 <__assert_fail@plt+0x1cb8>
   129ec:	ldr	r3, [fp, #-100]	; 0xffffff9c
   129f0:	cmp	r3, #1
   129f4:	movne	r3, #1
   129f8:	moveq	r3, #0
   129fc:	uxtb	r3, r3
   12a00:	cmp	r3, #0
   12a04:	bne	13110 <__assert_fail@plt+0x23c8>
   12a08:	ldr	r3, [fp, #-16]
   12a0c:	cmp	r3, #0
   12a10:	bne	13118 <__assert_fail@plt+0x23d0>
   12a14:	mov	r3, #1
   12a18:	strb	r3, [fp, #-42]	; 0xffffffd6
   12a1c:	ldr	r3, [fp, #4]
   12a20:	cmp	r3, #2
   12a24:	bne	13120 <__assert_fail@plt+0x23d8>
   12a28:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12a2c:	cmp	r3, #0
   12a30:	beq	13120 <__assert_fail@plt+0x23d8>
   12a34:	b	135ac <__assert_fail@plt+0x2864>
   12a38:	mov	r3, #1
   12a3c:	strb	r3, [fp, #-36]	; 0xffffffdc
   12a40:	mov	r3, #1
   12a44:	strb	r3, [fp, #-42]	; 0xffffffd6
   12a48:	ldr	r3, [fp, #4]
   12a4c:	cmp	r3, #2
   12a50:	bne	13128 <__assert_fail@plt+0x23e0>
   12a54:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12a58:	cmp	r3, #0
   12a5c:	bne	13590 <__assert_fail@plt+0x2848>
   12a60:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12a64:	cmp	r3, #0
   12a68:	beq	12a88 <__assert_fail@plt+0x1d40>
   12a6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12a70:	cmp	r3, #0
   12a74:	bne	12a88 <__assert_fail@plt+0x1d40>
   12a78:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12a7c:	str	r3, [fp, #-24]	; 0xffffffe8
   12a80:	mov	r3, #0
   12a84:	str	r3, [fp, #-92]	; 0xffffffa4
   12a88:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a8c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12a90:	cmp	r2, r3
   12a94:	bcs	12aac <__assert_fail@plt+0x1d64>
   12a98:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12a9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12aa0:	add	r3, r2, r3
   12aa4:	mov	r2, #39	; 0x27
   12aa8:	strb	r2, [r3]
   12aac:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ab0:	add	r3, r3, #1
   12ab4:	str	r3, [fp, #-20]	; 0xffffffec
   12ab8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12abc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12ac0:	cmp	r2, r3
   12ac4:	bcs	12adc <__assert_fail@plt+0x1d94>
   12ac8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12acc:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ad0:	add	r3, r2, r3
   12ad4:	mov	r2, #92	; 0x5c
   12ad8:	strb	r2, [r3]
   12adc:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ae0:	add	r3, r3, #1
   12ae4:	str	r3, [fp, #-20]	; 0xffffffec
   12ae8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12aec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12af0:	cmp	r2, r3
   12af4:	bcs	12b0c <__assert_fail@plt+0x1dc4>
   12af8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12afc:	ldr	r3, [fp, #-20]	; 0xffffffec
   12b00:	add	r3, r2, r3
   12b04:	mov	r2, #39	; 0x27
   12b08:	strb	r2, [r3]
   12b0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12b10:	add	r3, r3, #1
   12b14:	str	r3, [fp, #-20]	; 0xffffffec
   12b18:	mov	r3, #0
   12b1c:	strb	r3, [fp, #-35]	; 0xffffffdd
   12b20:	b	13128 <__assert_fail@plt+0x23e0>
   12b24:	mov	r3, #1
   12b28:	strb	r3, [fp, #-42]	; 0xffffffd6
   12b2c:	b	13134 <__assert_fail@plt+0x23ec>
   12b30:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   12b34:	cmp	r3, #0
   12b38:	beq	12b78 <__assert_fail@plt+0x1e30>
   12b3c:	mov	r3, #1
   12b40:	str	r3, [fp, #-48]	; 0xffffffd0
   12b44:	bl	10c58 <__ctype_b_loc@plt>
   12b48:	mov	r3, r0
   12b4c:	ldr	r2, [r3]
   12b50:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12b54:	lsl	r3, r3, #1
   12b58:	add	r3, r2, r3
   12b5c:	ldrh	r3, [r3]
   12b60:	and	r3, r3, #16384	; 0x4000
   12b64:	cmp	r3, #0
   12b68:	movne	r3, #1
   12b6c:	moveq	r3, #0
   12b70:	strb	r3, [fp, #-49]	; 0xffffffcf
   12b74:	b	12dc4 <__assert_fail@plt+0x207c>
   12b78:	sub	r3, fp, #76	; 0x4c
   12b7c:	mov	r2, #8
   12b80:	mov	r1, #0
   12b84:	mov	r0, r3
   12b88:	bl	10cac <memset@plt>
   12b8c:	mov	r3, #0
   12b90:	str	r3, [fp, #-48]	; 0xffffffd0
   12b94:	mov	r3, #1
   12b98:	strb	r3, [fp, #-49]	; 0xffffffcf
   12b9c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12ba0:	cmn	r3, #1
   12ba4:	bne	12bb4 <__assert_fail@plt+0x1e6c>
   12ba8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   12bac:	bl	10c7c <strlen@plt>
   12bb0:	str	r0, [fp, #-100]	; 0xffffff9c
   12bb4:	ldr	r2, [fp, #-16]
   12bb8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12bbc:	add	r3, r2, r3
   12bc0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12bc4:	add	r1, r2, r3
   12bc8:	ldr	r2, [fp, #-16]
   12bcc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12bd0:	add	r3, r2, r3
   12bd4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   12bd8:	sub	r2, r2, r3
   12bdc:	sub	r3, fp, #76	; 0x4c
   12be0:	sub	r0, fp, #80	; 0x50
   12be4:	bl	15838 <__assert_fail@plt+0x4af0>
   12be8:	str	r0, [fp, #-64]	; 0xffffffc0
   12bec:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12bf0:	cmp	r3, #0
   12bf4:	beq	12db8 <__assert_fail@plt+0x2070>
   12bf8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12bfc:	cmn	r3, #1
   12c00:	bne	12c10 <__assert_fail@plt+0x1ec8>
   12c04:	mov	r3, #0
   12c08:	strb	r3, [fp, #-49]	; 0xffffffcf
   12c0c:	b	12dc4 <__assert_fail@plt+0x207c>
   12c10:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12c14:	cmn	r3, #2
   12c18:	bne	12c70 <__assert_fail@plt+0x1f28>
   12c1c:	mov	r3, #0
   12c20:	strb	r3, [fp, #-49]	; 0xffffffcf
   12c24:	b	12c34 <__assert_fail@plt+0x1eec>
   12c28:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12c2c:	add	r3, r3, #1
   12c30:	str	r3, [fp, #-48]	; 0xffffffd0
   12c34:	ldr	r2, [fp, #-16]
   12c38:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12c3c:	add	r3, r2, r3
   12c40:	ldr	r2, [fp, #-100]	; 0xffffff9c
   12c44:	cmp	r2, r3
   12c48:	bls	12dc0 <__assert_fail@plt+0x2078>
   12c4c:	ldr	r2, [fp, #-16]
   12c50:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12c54:	add	r3, r2, r3
   12c58:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12c5c:	add	r3, r2, r3
   12c60:	ldrb	r3, [r3]
   12c64:	cmp	r3, #0
   12c68:	bne	12c28 <__assert_fail@plt+0x1ee0>
   12c6c:	b	12dc0 <__assert_fail@plt+0x2078>
   12c70:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12c74:	cmp	r3, #0
   12c78:	beq	12d6c <__assert_fail@plt+0x2024>
   12c7c:	ldr	r3, [fp, #4]
   12c80:	cmp	r3, #2
   12c84:	bne	12d6c <__assert_fail@plt+0x2024>
   12c88:	mov	r3, #1
   12c8c:	str	r3, [fp, #-56]	; 0xffffffc8
   12c90:	b	12d5c <__assert_fail@plt+0x2014>
   12c94:	ldr	r2, [fp, #-16]
   12c98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12c9c:	add	r2, r2, r3
   12ca0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12ca4:	add	r3, r2, r3
   12ca8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   12cac:	add	r3, r2, r3
   12cb0:	ldrb	r3, [r3]
   12cb4:	sub	r3, r3, #91	; 0x5b
   12cb8:	cmp	r3, #33	; 0x21
   12cbc:	ldrls	pc, [pc, r3, lsl #2]
   12cc0:	b	12d4c <__assert_fail@plt+0x2004>
   12cc4:	andeq	r3, r1, ip, lsr #11
   12cc8:	andeq	r3, r1, ip, lsr #11
   12ccc:	andeq	r2, r1, ip, asr #26
   12cd0:	andeq	r3, r1, ip, lsr #11
   12cd4:	andeq	r2, r1, ip, asr #26
   12cd8:	andeq	r3, r1, ip, lsr #11
   12cdc:	andeq	r2, r1, ip, asr #26
   12ce0:	andeq	r2, r1, ip, asr #26
   12ce4:	andeq	r2, r1, ip, asr #26
   12ce8:	andeq	r2, r1, ip, asr #26
   12cec:	andeq	r2, r1, ip, asr #26
   12cf0:	andeq	r2, r1, ip, asr #26
   12cf4:	andeq	r2, r1, ip, asr #26
   12cf8:	andeq	r2, r1, ip, asr #26
   12cfc:	andeq	r2, r1, ip, asr #26
   12d00:	andeq	r2, r1, ip, asr #26
   12d04:	andeq	r2, r1, ip, asr #26
   12d08:	andeq	r2, r1, ip, asr #26
   12d0c:	andeq	r2, r1, ip, asr #26
   12d10:	andeq	r2, r1, ip, asr #26
   12d14:	andeq	r2, r1, ip, asr #26
   12d18:	andeq	r2, r1, ip, asr #26
   12d1c:	andeq	r2, r1, ip, asr #26
   12d20:	andeq	r2, r1, ip, asr #26
   12d24:	andeq	r2, r1, ip, asr #26
   12d28:	andeq	r2, r1, ip, asr #26
   12d2c:	andeq	r2, r1, ip, asr #26
   12d30:	andeq	r2, r1, ip, asr #26
   12d34:	andeq	r2, r1, ip, asr #26
   12d38:	andeq	r2, r1, ip, asr #26
   12d3c:	andeq	r2, r1, ip, asr #26
   12d40:	andeq	r2, r1, ip, asr #26
   12d44:	andeq	r2, r1, ip, asr #26
   12d48:	andeq	r3, r1, ip, lsr #11
   12d4c:	nop	{0}
   12d50:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12d54:	add	r3, r3, #1
   12d58:	str	r3, [fp, #-56]	; 0xffffffc8
   12d5c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12d60:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12d64:	cmp	r2, r3
   12d68:	bcc	12c94 <__assert_fail@plt+0x1f4c>
   12d6c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12d70:	mov	r0, r3
   12d74:	bl	10bc8 <iswprint@plt>
   12d78:	mov	r3, r0
   12d7c:	cmp	r3, #0
   12d80:	bne	12d8c <__assert_fail@plt+0x2044>
   12d84:	mov	r3, #0
   12d88:	strb	r3, [fp, #-49]	; 0xffffffcf
   12d8c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12d90:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12d94:	add	r3, r2, r3
   12d98:	str	r3, [fp, #-48]	; 0xffffffd0
   12d9c:	sub	r3, fp, #76	; 0x4c
   12da0:	mov	r0, r3
   12da4:	bl	10ba4 <mbsinit@plt>
   12da8:	mov	r3, r0
   12dac:	cmp	r3, #0
   12db0:	beq	12bb4 <__assert_fail@plt+0x1e6c>
   12db4:	b	12dc4 <__assert_fail@plt+0x207c>
   12db8:	nop	{0}
   12dbc:	b	12dc4 <__assert_fail@plt+0x207c>
   12dc0:	nop	{0}
   12dc4:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   12dc8:	strb	r3, [fp, #-42]	; 0xffffffd6
   12dcc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12dd0:	cmp	r3, #1
   12dd4:	bhi	12df8 <__assert_fail@plt+0x20b0>
   12dd8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   12ddc:	cmp	r3, #0
   12de0:	beq	13130 <__assert_fail@plt+0x23e8>
   12de4:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   12de8:	eor	r3, r3, #1
   12dec:	uxtb	r3, r3
   12df0:	cmp	r3, #0
   12df4:	beq	13130 <__assert_fail@plt+0x23e8>
   12df8:	ldr	r2, [fp, #-16]
   12dfc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12e00:	add	r3, r2, r3
   12e04:	str	r3, [fp, #-68]	; 0xffffffbc
   12e08:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   12e0c:	cmp	r3, #0
   12e10:	beq	12fc4 <__assert_fail@plt+0x227c>
   12e14:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   12e18:	eor	r3, r3, #1
   12e1c:	uxtb	r3, r3
   12e20:	cmp	r3, #0
   12e24:	beq	12fc4 <__assert_fail@plt+0x227c>
   12e28:	ldrb	r3, [fp, #-34]	; 0xffffffde
   12e2c:	cmp	r3, #0
   12e30:	bne	13598 <__assert_fail@plt+0x2850>
   12e34:	mov	r3, #1
   12e38:	strb	r3, [fp, #-41]	; 0xffffffd7
   12e3c:	ldr	r3, [fp, #4]
   12e40:	cmp	r3, #2
   12e44:	bne	12ef4 <__assert_fail@plt+0x21ac>
   12e48:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   12e4c:	eor	r3, r3, #1
   12e50:	uxtb	r3, r3
   12e54:	cmp	r3, #0
   12e58:	beq	12ef4 <__assert_fail@plt+0x21ac>
   12e5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e60:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12e64:	cmp	r2, r3
   12e68:	bcs	12e80 <__assert_fail@plt+0x2138>
   12e6c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12e70:	ldr	r3, [fp, #-20]	; 0xffffffec
   12e74:	add	r3, r2, r3
   12e78:	mov	r2, #39	; 0x27
   12e7c:	strb	r2, [r3]
   12e80:	ldr	r3, [fp, #-20]	; 0xffffffec
   12e84:	add	r3, r3, #1
   12e88:	str	r3, [fp, #-20]	; 0xffffffec
   12e8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e90:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12e94:	cmp	r2, r3
   12e98:	bcs	12eb0 <__assert_fail@plt+0x2168>
   12e9c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12ea0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ea4:	add	r3, r2, r3
   12ea8:	mov	r2, #36	; 0x24
   12eac:	strb	r2, [r3]
   12eb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12eb4:	add	r3, r3, #1
   12eb8:	str	r3, [fp, #-20]	; 0xffffffec
   12ebc:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ec0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12ec4:	cmp	r2, r3
   12ec8:	bcs	12ee0 <__assert_fail@plt+0x2198>
   12ecc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12ed0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ed4:	add	r3, r2, r3
   12ed8:	mov	r2, #39	; 0x27
   12edc:	strb	r2, [r3]
   12ee0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ee4:	add	r3, r3, #1
   12ee8:	str	r3, [fp, #-20]	; 0xffffffec
   12eec:	mov	r3, #1
   12ef0:	strb	r3, [fp, #-35]	; 0xffffffdd
   12ef4:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ef8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12efc:	cmp	r2, r3
   12f00:	bcs	12f18 <__assert_fail@plt+0x21d0>
   12f04:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12f08:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f0c:	add	r3, r2, r3
   12f10:	mov	r2, #92	; 0x5c
   12f14:	strb	r2, [r3]
   12f18:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f1c:	add	r3, r3, #1
   12f20:	str	r3, [fp, #-20]	; 0xffffffec
   12f24:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f28:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12f2c:	cmp	r2, r3
   12f30:	bcs	12f58 <__assert_fail@plt+0x2210>
   12f34:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12f38:	lsr	r3, r3, #6
   12f3c:	uxtb	r2, r3
   12f40:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12f44:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f48:	add	r3, r1, r3
   12f4c:	add	r2, r2, #48	; 0x30
   12f50:	uxtb	r2, r2
   12f54:	strb	r2, [r3]
   12f58:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f5c:	add	r3, r3, #1
   12f60:	str	r3, [fp, #-20]	; 0xffffffec
   12f64:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f68:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12f6c:	cmp	r2, r3
   12f70:	bcs	12fa0 <__assert_fail@plt+0x2258>
   12f74:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12f78:	lsr	r3, r3, #3
   12f7c:	uxtb	r3, r3
   12f80:	and	r3, r3, #7
   12f84:	uxtb	r2, r3
   12f88:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12f8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f90:	add	r3, r1, r3
   12f94:	add	r2, r2, #48	; 0x30
   12f98:	uxtb	r2, r2
   12f9c:	strb	r2, [r3]
   12fa0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12fa4:	add	r3, r3, #1
   12fa8:	str	r3, [fp, #-20]	; 0xffffffec
   12fac:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12fb0:	and	r3, r3, #7
   12fb4:	uxtb	r3, r3
   12fb8:	add	r3, r3, #48	; 0x30
   12fbc:	strb	r3, [fp, #-38]	; 0xffffffda
   12fc0:	b	13008 <__assert_fail@plt+0x22c0>
   12fc4:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   12fc8:	cmp	r3, #0
   12fcc:	beq	13008 <__assert_fail@plt+0x22c0>
   12fd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12fd4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12fd8:	cmp	r2, r3
   12fdc:	bcs	12ff4 <__assert_fail@plt+0x22ac>
   12fe0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12fe4:	ldr	r3, [fp, #-20]	; 0xffffffec
   12fe8:	add	r3, r2, r3
   12fec:	mov	r2, #92	; 0x5c
   12ff0:	strb	r2, [r3]
   12ff4:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ff8:	add	r3, r3, #1
   12ffc:	str	r3, [fp, #-20]	; 0xffffffec
   13000:	mov	r3, #0
   13004:	strb	r3, [fp, #-40]	; 0xffffffd8
   13008:	ldr	r3, [fp, #-16]
   1300c:	add	r3, r3, #1
   13010:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13014:	cmp	r2, r3
   13018:	bls	130f8 <__assert_fail@plt+0x23b0>
   1301c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   13020:	cmp	r3, #0
   13024:	beq	130a4 <__assert_fail@plt+0x235c>
   13028:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1302c:	eor	r3, r3, #1
   13030:	uxtb	r3, r3
   13034:	cmp	r3, #0
   13038:	beq	130a4 <__assert_fail@plt+0x235c>
   1303c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13040:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13044:	cmp	r2, r3
   13048:	bcs	13060 <__assert_fail@plt+0x2318>
   1304c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13050:	ldr	r3, [fp, #-20]	; 0xffffffec
   13054:	add	r3, r2, r3
   13058:	mov	r2, #39	; 0x27
   1305c:	strb	r2, [r3]
   13060:	ldr	r3, [fp, #-20]	; 0xffffffec
   13064:	add	r3, r3, #1
   13068:	str	r3, [fp, #-20]	; 0xffffffec
   1306c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13070:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13074:	cmp	r2, r3
   13078:	bcs	13090 <__assert_fail@plt+0x2348>
   1307c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13080:	ldr	r3, [fp, #-20]	; 0xffffffec
   13084:	add	r3, r2, r3
   13088:	mov	r2, #39	; 0x27
   1308c:	strb	r2, [r3]
   13090:	ldr	r3, [fp, #-20]	; 0xffffffec
   13094:	add	r3, r3, #1
   13098:	str	r3, [fp, #-20]	; 0xffffffec
   1309c:	mov	r3, #0
   130a0:	strb	r3, [fp, #-35]	; 0xffffffdd
   130a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   130a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   130ac:	cmp	r2, r3
   130b0:	bcs	130c8 <__assert_fail@plt+0x2380>
   130b4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   130b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   130bc:	add	r3, r2, r3
   130c0:	ldrb	r2, [fp, #-38]	; 0xffffffda
   130c4:	strb	r2, [r3]
   130c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   130cc:	add	r3, r3, #1
   130d0:	str	r3, [fp, #-20]	; 0xffffffec
   130d4:	ldr	r3, [fp, #-16]
   130d8:	add	r3, r3, #1
   130dc:	str	r3, [fp, #-16]
   130e0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   130e4:	ldr	r3, [fp, #-16]
   130e8:	add	r3, r2, r3
   130ec:	ldrb	r3, [r3]
   130f0:	strb	r3, [fp, #-38]	; 0xffffffda
   130f4:	b	12e08 <__assert_fail@plt+0x20c0>
   130f8:	nop	{0}
   130fc:	b	132d4 <__assert_fail@plt+0x258c>
   13100:	nop	{0}
   13104:	b	13134 <__assert_fail@plt+0x23ec>
   13108:	nop	{0}
   1310c:	b	13134 <__assert_fail@plt+0x23ec>
   13110:	nop	{0}
   13114:	b	13134 <__assert_fail@plt+0x23ec>
   13118:	nop	{0}
   1311c:	b	13134 <__assert_fail@plt+0x23ec>
   13120:	nop	{0}
   13124:	b	13134 <__assert_fail@plt+0x23ec>
   13128:	nop	{0}
   1312c:	b	13134 <__assert_fail@plt+0x23ec>
   13130:	nop	{0}
   13134:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   13138:	eor	r3, r3, #1
   1313c:	uxtb	r3, r3
   13140:	cmp	r3, #0
   13144:	bne	13154 <__assert_fail@plt+0x240c>
   13148:	ldr	r3, [fp, #4]
   1314c:	cmp	r3, #2
   13150:	bne	13168 <__assert_fail@plt+0x2420>
   13154:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13158:	eor	r3, r3, #1
   1315c:	uxtb	r3, r3
   13160:	cmp	r3, #0
   13164:	bne	131a8 <__assert_fail@plt+0x2460>
   13168:	ldr	r3, [fp, #12]
   1316c:	cmp	r3, #0
   13170:	beq	131a8 <__assert_fail@plt+0x2460>
   13174:	ldrb	r3, [fp, #-38]	; 0xffffffda
   13178:	lsr	r3, r3, #5
   1317c:	uxtb	r3, r3
   13180:	lsl	r3, r3, #2
   13184:	ldr	r2, [fp, #12]
   13188:	add	r3, r2, r3
   1318c:	ldr	r2, [r3]
   13190:	ldrb	r3, [fp, #-38]	; 0xffffffda
   13194:	and	r3, r3, #31
   13198:	lsr	r3, r2, r3
   1319c:	and	r3, r3, #1
   131a0:	cmp	r3, #0
   131a4:	bne	131bc <__assert_fail@plt+0x2474>
   131a8:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   131ac:	eor	r3, r3, #1
   131b0:	uxtb	r3, r3
   131b4:	cmp	r3, #0
   131b8:	bne	132d0 <__assert_fail@plt+0x2588>
   131bc:	nop	{0}
   131c0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   131c4:	cmp	r3, #0
   131c8:	bne	135a0 <__assert_fail@plt+0x2858>
   131cc:	mov	r3, #1
   131d0:	strb	r3, [fp, #-41]	; 0xffffffd7
   131d4:	ldr	r3, [fp, #4]
   131d8:	cmp	r3, #2
   131dc:	bne	1328c <__assert_fail@plt+0x2544>
   131e0:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   131e4:	eor	r3, r3, #1
   131e8:	uxtb	r3, r3
   131ec:	cmp	r3, #0
   131f0:	beq	1328c <__assert_fail@plt+0x2544>
   131f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   131f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   131fc:	cmp	r2, r3
   13200:	bcs	13218 <__assert_fail@plt+0x24d0>
   13204:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13208:	ldr	r3, [fp, #-20]	; 0xffffffec
   1320c:	add	r3, r2, r3
   13210:	mov	r2, #39	; 0x27
   13214:	strb	r2, [r3]
   13218:	ldr	r3, [fp, #-20]	; 0xffffffec
   1321c:	add	r3, r3, #1
   13220:	str	r3, [fp, #-20]	; 0xffffffec
   13224:	ldr	r2, [fp, #-20]	; 0xffffffec
   13228:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1322c:	cmp	r2, r3
   13230:	bcs	13248 <__assert_fail@plt+0x2500>
   13234:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13238:	ldr	r3, [fp, #-20]	; 0xffffffec
   1323c:	add	r3, r2, r3
   13240:	mov	r2, #36	; 0x24
   13244:	strb	r2, [r3]
   13248:	ldr	r3, [fp, #-20]	; 0xffffffec
   1324c:	add	r3, r3, #1
   13250:	str	r3, [fp, #-20]	; 0xffffffec
   13254:	ldr	r2, [fp, #-20]	; 0xffffffec
   13258:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1325c:	cmp	r2, r3
   13260:	bcs	13278 <__assert_fail@plt+0x2530>
   13264:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13268:	ldr	r3, [fp, #-20]	; 0xffffffec
   1326c:	add	r3, r2, r3
   13270:	mov	r2, #39	; 0x27
   13274:	strb	r2, [r3]
   13278:	ldr	r3, [fp, #-20]	; 0xffffffec
   1327c:	add	r3, r3, #1
   13280:	str	r3, [fp, #-20]	; 0xffffffec
   13284:	mov	r3, #1
   13288:	strb	r3, [fp, #-35]	; 0xffffffdd
   1328c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13290:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13294:	cmp	r2, r3
   13298:	bcs	132b0 <__assert_fail@plt+0x2568>
   1329c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   132a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   132a4:	add	r3, r2, r3
   132a8:	mov	r2, #92	; 0x5c
   132ac:	strb	r2, [r3]
   132b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   132b4:	add	r3, r3, #1
   132b8:	str	r3, [fp, #-20]	; 0xffffffec
   132bc:	b	132d4 <__assert_fail@plt+0x258c>
   132c0:	nop	{0}
   132c4:	b	132d4 <__assert_fail@plt+0x258c>
   132c8:	nop	{0}
   132cc:	b	132d4 <__assert_fail@plt+0x258c>
   132d0:	nop	{0}
   132d4:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   132d8:	cmp	r3, #0
   132dc:	beq	1335c <__assert_fail@plt+0x2614>
   132e0:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   132e4:	eor	r3, r3, #1
   132e8:	uxtb	r3, r3
   132ec:	cmp	r3, #0
   132f0:	beq	1335c <__assert_fail@plt+0x2614>
   132f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   132f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   132fc:	cmp	r2, r3
   13300:	bcs	13318 <__assert_fail@plt+0x25d0>
   13304:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13308:	ldr	r3, [fp, #-20]	; 0xffffffec
   1330c:	add	r3, r2, r3
   13310:	mov	r2, #39	; 0x27
   13314:	strb	r2, [r3]
   13318:	ldr	r3, [fp, #-20]	; 0xffffffec
   1331c:	add	r3, r3, #1
   13320:	str	r3, [fp, #-20]	; 0xffffffec
   13324:	ldr	r2, [fp, #-20]	; 0xffffffec
   13328:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1332c:	cmp	r2, r3
   13330:	bcs	13348 <__assert_fail@plt+0x2600>
   13334:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13338:	ldr	r3, [fp, #-20]	; 0xffffffec
   1333c:	add	r3, r2, r3
   13340:	mov	r2, #39	; 0x27
   13344:	strb	r2, [r3]
   13348:	ldr	r3, [fp, #-20]	; 0xffffffec
   1334c:	add	r3, r3, #1
   13350:	str	r3, [fp, #-20]	; 0xffffffec
   13354:	mov	r3, #0
   13358:	strb	r3, [fp, #-35]	; 0xffffffdd
   1335c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13360:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13364:	cmp	r2, r3
   13368:	bcs	13380 <__assert_fail@plt+0x2638>
   1336c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13370:	ldr	r3, [fp, #-20]	; 0xffffffec
   13374:	add	r3, r2, r3
   13378:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1337c:	strb	r2, [r3]
   13380:	ldr	r3, [fp, #-20]	; 0xffffffec
   13384:	add	r3, r3, #1
   13388:	str	r3, [fp, #-20]	; 0xffffffec
   1338c:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   13390:	eor	r3, r3, #1
   13394:	uxtb	r3, r3
   13398:	cmp	r3, #0
   1339c:	beq	133a8 <__assert_fail@plt+0x2660>
   133a0:	mov	r3, #0
   133a4:	strb	r3, [fp, #-37]	; 0xffffffdb
   133a8:	ldr	r3, [fp, #-16]
   133ac:	add	r3, r3, #1
   133b0:	str	r3, [fp, #-16]
   133b4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   133b8:	cmn	r3, #1
   133bc:	bne	133e4 <__assert_fail@plt+0x269c>
   133c0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   133c4:	ldr	r3, [fp, #-16]
   133c8:	add	r3, r2, r3
   133cc:	ldrb	r3, [r3]
   133d0:	cmp	r3, #0
   133d4:	movne	r3, #1
   133d8:	moveq	r3, #0
   133dc:	uxtb	r3, r3
   133e0:	b	133fc <__assert_fail@plt+0x26b4>
   133e4:	ldr	r2, [fp, #-16]
   133e8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   133ec:	cmp	r2, r3
   133f0:	movne	r3, #1
   133f4:	moveq	r3, #0
   133f8:	uxtb	r3, r3
   133fc:	cmp	r3, #0
   13400:	bne	1221c <__assert_fail@plt+0x14d4>
   13404:	ldr	r3, [fp, #-20]	; 0xffffffec
   13408:	cmp	r3, #0
   1340c:	bne	13428 <__assert_fail@plt+0x26e0>
   13410:	ldr	r3, [fp, #4]
   13414:	cmp	r3, #2
   13418:	bne	13428 <__assert_fail@plt+0x26e0>
   1341c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13420:	cmp	r3, #0
   13424:	bne	135a8 <__assert_fail@plt+0x2860>
   13428:	ldr	r3, [fp, #4]
   1342c:	cmp	r3, #2
   13430:	bne	134d0 <__assert_fail@plt+0x2788>
   13434:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13438:	eor	r3, r3, #1
   1343c:	uxtb	r3, r3
   13440:	cmp	r3, #0
   13444:	beq	134d0 <__assert_fail@plt+0x2788>
   13448:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   1344c:	cmp	r3, #0
   13450:	beq	134d0 <__assert_fail@plt+0x2788>
   13454:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   13458:	cmp	r3, #0
   1345c:	beq	134a4 <__assert_fail@plt+0x275c>
   13460:	ldr	r3, [fp, #20]
   13464:	str	r3, [sp, #16]
   13468:	ldr	r3, [fp, #16]
   1346c:	str	r3, [sp, #12]
   13470:	ldr	r3, [fp, #12]
   13474:	str	r3, [sp, #8]
   13478:	ldr	r3, [fp, #8]
   1347c:	str	r3, [sp, #4]
   13480:	mov	r3, #5
   13484:	str	r3, [sp]
   13488:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1348c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   13490:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13494:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13498:	bl	11f54 <__assert_fail@plt+0x120c>
   1349c:	mov	r3, r0
   134a0:	b	13610 <__assert_fail@plt+0x28c8>
   134a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   134a8:	cmp	r3, #0
   134ac:	bne	134d0 <__assert_fail@plt+0x2788>
   134b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   134b4:	cmp	r3, #0
   134b8:	beq	134d0 <__assert_fail@plt+0x2788>
   134bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   134c0:	str	r3, [fp, #-92]	; 0xffffffa4
   134c4:	mov	r3, #0
   134c8:	str	r3, [fp, #-20]	; 0xffffffec
   134cc:	b	11fe8 <__assert_fail@plt+0x12a0>
   134d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   134d4:	cmp	r3, #0
   134d8:	beq	13544 <__assert_fail@plt+0x27fc>
   134dc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   134e0:	eor	r3, r3, #1
   134e4:	uxtb	r3, r3
   134e8:	cmp	r3, #0
   134ec:	beq	13544 <__assert_fail@plt+0x27fc>
   134f0:	b	13534 <__assert_fail@plt+0x27ec>
   134f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   134f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   134fc:	cmp	r2, r3
   13500:	bcs	1351c <__assert_fail@plt+0x27d4>
   13504:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13508:	ldr	r3, [fp, #-20]	; 0xffffffec
   1350c:	add	r3, r2, r3
   13510:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13514:	ldrb	r2, [r2]
   13518:	strb	r2, [r3]
   1351c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13520:	add	r3, r3, #1
   13524:	str	r3, [fp, #-20]	; 0xffffffec
   13528:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1352c:	add	r3, r3, #1
   13530:	str	r3, [fp, #-28]	; 0xffffffe4
   13534:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13538:	ldrb	r3, [r3]
   1353c:	cmp	r3, #0
   13540:	bne	134f4 <__assert_fail@plt+0x27ac>
   13544:	ldr	r2, [fp, #-20]	; 0xffffffec
   13548:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1354c:	cmp	r2, r3
   13550:	bcs	13568 <__assert_fail@plt+0x2820>
   13554:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13558:	ldr	r3, [fp, #-20]	; 0xffffffec
   1355c:	add	r3, r2, r3
   13560:	mov	r2, #0
   13564:	strb	r2, [r3]
   13568:	ldr	r3, [fp, #-20]	; 0xffffffec
   1356c:	b	13610 <__assert_fail@plt+0x28c8>
   13570:	nop	{0}
   13574:	b	135ac <__assert_fail@plt+0x2864>
   13578:	nop	{0}
   1357c:	b	135ac <__assert_fail@plt+0x2864>
   13580:	nop	{0}
   13584:	b	135ac <__assert_fail@plt+0x2864>
   13588:	nop	{0}
   1358c:	b	135ac <__assert_fail@plt+0x2864>
   13590:	nop	{0}
   13594:	b	135ac <__assert_fail@plt+0x2864>
   13598:	nop	{0}
   1359c:	b	135ac <__assert_fail@plt+0x2864>
   135a0:	nop	{0}
   135a4:	b	135ac <__assert_fail@plt+0x2864>
   135a8:	nop	{0}
   135ac:	ldr	r3, [fp, #4]
   135b0:	cmp	r3, #2
   135b4:	bne	135cc <__assert_fail@plt+0x2884>
   135b8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   135bc:	cmp	r3, #0
   135c0:	beq	135cc <__assert_fail@plt+0x2884>
   135c4:	mov	r3, #4
   135c8:	str	r3, [fp, #4]
   135cc:	ldr	r3, [fp, #8]
   135d0:	bic	r3, r3, #2
   135d4:	ldr	r2, [fp, #20]
   135d8:	str	r2, [sp, #16]
   135dc:	ldr	r2, [fp, #16]
   135e0:	str	r2, [sp, #12]
   135e4:	mov	r2, #0
   135e8:	str	r2, [sp, #8]
   135ec:	str	r3, [sp, #4]
   135f0:	ldr	r3, [fp, #4]
   135f4:	str	r3, [sp]
   135f8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   135fc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   13600:	ldr	r1, [fp, #-92]	; 0xffffffa4
   13604:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13608:	bl	11f54 <__assert_fail@plt+0x120c>
   1360c:	mov	r3, r0
   13610:	mov	r0, r3
   13614:	sub	sp, fp, #8
   13618:	ldr	r4, [sp]
   1361c:	ldr	fp, [sp, #4]
   13620:	add	sp, sp, #8
   13624:	pop	{pc}		; (ldr pc, [sp], #4)
   13628:	str	fp, [sp, #-8]!
   1362c:	str	lr, [sp, #4]
   13630:	add	fp, sp, #4
   13634:	sub	sp, sp, #56	; 0x38
   13638:	str	r0, [fp, #-24]	; 0xffffffe8
   1363c:	str	r1, [fp, #-28]	; 0xffffffe4
   13640:	str	r2, [fp, #-32]	; 0xffffffe0
   13644:	str	r3, [fp, #-36]	; 0xffffffdc
   13648:	ldr	r3, [fp, #4]
   1364c:	cmp	r3, #0
   13650:	beq	1365c <__assert_fail@plt+0x2914>
   13654:	ldr	r3, [fp, #4]
   13658:	b	13664 <__assert_fail@plt+0x291c>
   1365c:	movw	r3, #29004	; 0x714c
   13660:	movt	r3, #2
   13664:	str	r3, [fp, #-8]
   13668:	bl	10c94 <__errno_location@plt>
   1366c:	mov	r3, r0
   13670:	ldr	r3, [r3]
   13674:	str	r3, [fp, #-12]
   13678:	ldr	r3, [fp, #-8]
   1367c:	ldr	r3, [r3]
   13680:	ldr	r2, [fp, #-8]
   13684:	ldr	r2, [r2, #4]
   13688:	ldr	r1, [fp, #-8]
   1368c:	add	r1, r1, #8
   13690:	ldr	r0, [fp, #-8]
   13694:	ldr	r0, [r0, #40]	; 0x28
   13698:	ldr	ip, [fp, #-8]
   1369c:	ldr	ip, [ip, #44]	; 0x2c
   136a0:	str	ip, [sp, #16]
   136a4:	str	r0, [sp, #12]
   136a8:	str	r1, [sp, #8]
   136ac:	str	r2, [sp, #4]
   136b0:	str	r3, [sp]
   136b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136b8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   136bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136c4:	bl	11f54 <__assert_fail@plt+0x120c>
   136c8:	str	r0, [fp, #-16]
   136cc:	bl	10c94 <__errno_location@plt>
   136d0:	mov	r2, r0
   136d4:	ldr	r3, [fp, #-12]
   136d8:	str	r3, [r2]
   136dc:	ldr	r3, [fp, #-16]
   136e0:	mov	r0, r3
   136e4:	sub	sp, fp, #4
   136e8:	ldr	fp, [sp]
   136ec:	add	sp, sp, #4
   136f0:	pop	{pc}		; (ldr pc, [sp], #4)
   136f4:	str	fp, [sp, #-8]!
   136f8:	str	lr, [sp, #4]
   136fc:	add	fp, sp, #4
   13700:	sub	sp, sp, #16
   13704:	str	r0, [fp, #-8]
   13708:	str	r1, [fp, #-12]
   1370c:	str	r2, [fp, #-16]
   13710:	ldr	r3, [fp, #-16]
   13714:	mov	r2, #0
   13718:	ldr	r1, [fp, #-12]
   1371c:	ldr	r0, [fp, #-8]
   13720:	bl	1373c <__assert_fail@plt+0x29f4>
   13724:	mov	r3, r0
   13728:	mov	r0, r3
   1372c:	sub	sp, fp, #4
   13730:	ldr	fp, [sp]
   13734:	add	sp, sp, #4
   13738:	pop	{pc}		; (ldr pc, [sp], #4)
   1373c:	str	fp, [sp, #-8]!
   13740:	str	lr, [sp, #4]
   13744:	add	fp, sp, #4
   13748:	sub	sp, sp, #64	; 0x40
   1374c:	str	r0, [fp, #-32]	; 0xffffffe0
   13750:	str	r1, [fp, #-36]	; 0xffffffdc
   13754:	str	r2, [fp, #-40]	; 0xffffffd8
   13758:	str	r3, [fp, #-44]	; 0xffffffd4
   1375c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13760:	cmp	r3, #0
   13764:	beq	13770 <__assert_fail@plt+0x2a28>
   13768:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1376c:	b	13778 <__assert_fail@plt+0x2a30>
   13770:	movw	r3, #29004	; 0x714c
   13774:	movt	r3, #2
   13778:	str	r3, [fp, #-8]
   1377c:	bl	10c94 <__errno_location@plt>
   13780:	mov	r3, r0
   13784:	ldr	r3, [r3]
   13788:	str	r3, [fp, #-12]
   1378c:	ldr	r3, [fp, #-8]
   13790:	ldr	r3, [r3, #4]
   13794:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13798:	cmp	r2, #0
   1379c:	moveq	r2, #1
   137a0:	movne	r2, #0
   137a4:	uxtb	r2, r2
   137a8:	orr	r3, r3, r2
   137ac:	str	r3, [fp, #-16]
   137b0:	ldr	r3, [fp, #-8]
   137b4:	ldr	r3, [r3]
   137b8:	ldr	r2, [fp, #-8]
   137bc:	add	r2, r2, #8
   137c0:	ldr	r1, [fp, #-8]
   137c4:	ldr	r1, [r1, #40]	; 0x28
   137c8:	ldr	r0, [fp, #-8]
   137cc:	ldr	r0, [r0, #44]	; 0x2c
   137d0:	str	r0, [sp, #16]
   137d4:	str	r1, [sp, #12]
   137d8:	str	r2, [sp, #8]
   137dc:	ldr	r2, [fp, #-16]
   137e0:	str	r2, [sp, #4]
   137e4:	str	r3, [sp]
   137e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   137ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   137f0:	mov	r1, #0
   137f4:	mov	r0, #0
   137f8:	bl	11f54 <__assert_fail@plt+0x120c>
   137fc:	mov	r3, r0
   13800:	add	r3, r3, #1
   13804:	str	r3, [fp, #-20]	; 0xffffffec
   13808:	ldr	r0, [fp, #-20]	; 0xffffffec
   1380c:	bl	14c4c <__assert_fail@plt+0x3f04>
   13810:	mov	r3, r0
   13814:	str	r3, [fp, #-24]	; 0xffffffe8
   13818:	ldr	r3, [fp, #-8]
   1381c:	ldr	r3, [r3]
   13820:	ldr	r2, [fp, #-8]
   13824:	add	r2, r2, #8
   13828:	ldr	r1, [fp, #-8]
   1382c:	ldr	r1, [r1, #40]	; 0x28
   13830:	ldr	r0, [fp, #-8]
   13834:	ldr	r0, [r0, #44]	; 0x2c
   13838:	str	r0, [sp, #16]
   1383c:	str	r1, [sp, #12]
   13840:	str	r2, [sp, #8]
   13844:	ldr	r2, [fp, #-16]
   13848:	str	r2, [sp, #4]
   1384c:	str	r3, [sp]
   13850:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13854:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13858:	ldr	r1, [fp, #-20]	; 0xffffffec
   1385c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13860:	bl	11f54 <__assert_fail@plt+0x120c>
   13864:	bl	10c94 <__errno_location@plt>
   13868:	mov	r2, r0
   1386c:	ldr	r3, [fp, #-12]
   13870:	str	r3, [r2]
   13874:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13878:	cmp	r3, #0
   1387c:	beq	13890 <__assert_fail@plt+0x2b48>
   13880:	ldr	r3, [fp, #-20]	; 0xffffffec
   13884:	sub	r2, r3, #1
   13888:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1388c:	str	r2, [r3]
   13890:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13894:	mov	r0, r3
   13898:	sub	sp, fp, #4
   1389c:	ldr	fp, [sp]
   138a0:	add	sp, sp, #4
   138a4:	pop	{pc}		; (ldr pc, [sp], #4)
   138a8:	str	fp, [sp, #-8]!
   138ac:	str	lr, [sp, #4]
   138b0:	add	fp, sp, #4
   138b4:	sub	sp, sp, #8
   138b8:	movw	r3, #28896	; 0x70e0
   138bc:	movt	r3, #2
   138c0:	ldr	r3, [r3]
   138c4:	str	r3, [fp, #-12]
   138c8:	mov	r3, #1
   138cc:	str	r3, [fp, #-8]
   138d0:	b	138fc <__assert_fail@plt+0x2bb4>
   138d4:	ldr	r3, [fp, #-8]
   138d8:	lsl	r3, r3, #3
   138dc:	ldr	r2, [fp, #-12]
   138e0:	add	r3, r2, r3
   138e4:	ldr	r3, [r3, #4]
   138e8:	mov	r0, r3
   138ec:	bl	15614 <__assert_fail@plt+0x48cc>
   138f0:	ldr	r3, [fp, #-8]
   138f4:	add	r3, r3, #1
   138f8:	str	r3, [fp, #-8]
   138fc:	movw	r3, #28884	; 0x70d4
   13900:	movt	r3, #2
   13904:	ldr	r3, [r3]
   13908:	ldr	r2, [fp, #-8]
   1390c:	cmp	r2, r3
   13910:	blt	138d4 <__assert_fail@plt+0x2b8c>
   13914:	ldr	r3, [fp, #-12]
   13918:	ldr	r2, [r3, #4]
   1391c:	movw	r3, #29052	; 0x717c
   13920:	movt	r3, #2
   13924:	cmp	r2, r3
   13928:	beq	13960 <__assert_fail@plt+0x2c18>
   1392c:	ldr	r3, [fp, #-12]
   13930:	ldr	r3, [r3, #4]
   13934:	mov	r0, r3
   13938:	bl	15614 <__assert_fail@plt+0x48cc>
   1393c:	movw	r3, #28888	; 0x70d8
   13940:	movt	r3, #2
   13944:	mov	r2, #256	; 0x100
   13948:	str	r2, [r3]
   1394c:	movw	r3, #28888	; 0x70d8
   13950:	movt	r3, #2
   13954:	movw	r2, #29052	; 0x717c
   13958:	movt	r2, #2
   1395c:	str	r2, [r3, #4]
   13960:	ldr	r2, [fp, #-12]
   13964:	movw	r3, #28888	; 0x70d8
   13968:	movt	r3, #2
   1396c:	cmp	r2, r3
   13970:	beq	13990 <__assert_fail@plt+0x2c48>
   13974:	ldr	r0, [fp, #-12]
   13978:	bl	15614 <__assert_fail@plt+0x48cc>
   1397c:	movw	r3, #28896	; 0x70e0
   13980:	movt	r3, #2
   13984:	movw	r2, #28888	; 0x70d8
   13988:	movt	r2, #2
   1398c:	str	r2, [r3]
   13990:	movw	r3, #28884	; 0x70d4
   13994:	movt	r3, #2
   13998:	mov	r2, #1
   1399c:	str	r2, [r3]
   139a0:	nop	{0}
   139a4:	sub	sp, fp, #4
   139a8:	ldr	fp, [sp]
   139ac:	add	sp, sp, #4
   139b0:	pop	{pc}		; (ldr pc, [sp], #4)
   139b4:	str	fp, [sp, #-8]!
   139b8:	str	lr, [sp, #4]
   139bc:	add	fp, sp, #4
   139c0:	sub	sp, sp, #80	; 0x50
   139c4:	str	r0, [fp, #-48]	; 0xffffffd0
   139c8:	str	r1, [fp, #-52]	; 0xffffffcc
   139cc:	str	r2, [fp, #-56]	; 0xffffffc8
   139d0:	str	r3, [fp, #-60]	; 0xffffffc4
   139d4:	bl	10c94 <__errno_location@plt>
   139d8:	mov	r3, r0
   139dc:	ldr	r3, [r3]
   139e0:	str	r3, [fp, #-16]
   139e4:	movw	r3, #28896	; 0x70e0
   139e8:	movt	r3, #2
   139ec:	ldr	r3, [r3]
   139f0:	str	r3, [fp, #-8]
   139f4:	mvn	r3, #-2147483648	; 0x80000000
   139f8:	str	r3, [fp, #-20]	; 0xffffffec
   139fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13a00:	cmp	r3, #0
   13a04:	blt	13a18 <__assert_fail@plt+0x2cd0>
   13a08:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13a0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13a10:	cmp	r2, r3
   13a14:	blt	13a1c <__assert_fail@plt+0x2cd4>
   13a18:	bl	10d3c <abort@plt>
   13a1c:	movw	r3, #28884	; 0x70d4
   13a20:	movt	r3, #2
   13a24:	ldr	r3, [r3]
   13a28:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13a2c:	cmp	r2, r3
   13a30:	blt	13b28 <__assert_fail@plt+0x2de0>
   13a34:	ldr	r2, [fp, #-8]
   13a38:	movw	r3, #28888	; 0x70d8
   13a3c:	movt	r3, #2
   13a40:	cmp	r2, r3
   13a44:	moveq	r3, #1
   13a48:	movne	r3, #0
   13a4c:	strb	r3, [fp, #-21]	; 0xffffffeb
   13a50:	movw	r3, #28884	; 0x70d4
   13a54:	movt	r3, #2
   13a58:	ldr	r3, [r3]
   13a5c:	str	r3, [fp, #-40]	; 0xffffffd8
   13a60:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   13a64:	cmp	r3, #0
   13a68:	beq	13a74 <__assert_fail@plt+0x2d2c>
   13a6c:	mov	r0, #0
   13a70:	b	13a78 <__assert_fail@plt+0x2d30>
   13a74:	ldr	r0, [fp, #-8]
   13a78:	movw	r3, #28884	; 0x70d4
   13a7c:	movt	r3, #2
   13a80:	ldr	r3, [r3]
   13a84:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13a88:	sub	r3, r2, r3
   13a8c:	add	r2, r3, #1
   13a90:	sub	r1, fp, #40	; 0x28
   13a94:	mov	r3, #8
   13a98:	str	r3, [sp]
   13a9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13aa0:	bl	14fac <__assert_fail@plt+0x4264>
   13aa4:	str	r0, [fp, #-8]
   13aa8:	movw	r3, #28896	; 0x70e0
   13aac:	movt	r3, #2
   13ab0:	ldr	r2, [fp, #-8]
   13ab4:	str	r2, [r3]
   13ab8:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   13abc:	cmp	r3, #0
   13ac0:	beq	13adc <__assert_fail@plt+0x2d94>
   13ac4:	ldr	r2, [fp, #-8]
   13ac8:	movw	r3, #28888	; 0x70d8
   13acc:	movt	r3, #2
   13ad0:	mov	r1, r2
   13ad4:	ldrd	r2, [r3]
   13ad8:	strd	r2, [r1]
   13adc:	movw	r3, #28884	; 0x70d4
   13ae0:	movt	r3, #2
   13ae4:	ldr	r3, [r3]
   13ae8:	lsl	r3, r3, #3
   13aec:	ldr	r2, [fp, #-8]
   13af0:	add	r0, r2, r3
   13af4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13af8:	movw	r3, #28884	; 0x70d4
   13afc:	movt	r3, #2
   13b00:	ldr	r3, [r3]
   13b04:	sub	r3, r2, r3
   13b08:	lsl	r3, r3, #3
   13b0c:	mov	r2, r3
   13b10:	mov	r1, #0
   13b14:	bl	10cac <memset@plt>
   13b18:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13b1c:	movw	r3, #28884	; 0x70d4
   13b20:	movt	r3, #2
   13b24:	str	r2, [r3]
   13b28:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13b2c:	lsl	r3, r3, #3
   13b30:	ldr	r2, [fp, #-8]
   13b34:	add	r3, r2, r3
   13b38:	ldr	r3, [r3]
   13b3c:	str	r3, [fp, #-28]	; 0xffffffe4
   13b40:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13b44:	lsl	r3, r3, #3
   13b48:	ldr	r2, [fp, #-8]
   13b4c:	add	r3, r2, r3
   13b50:	ldr	r3, [r3, #4]
   13b54:	str	r3, [fp, #-12]
   13b58:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b5c:	ldr	r3, [r3, #4]
   13b60:	orr	r3, r3, #1
   13b64:	str	r3, [fp, #-32]	; 0xffffffe0
   13b68:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b6c:	ldr	r3, [r3]
   13b70:	ldr	r2, [fp, #-60]	; 0xffffffc4
   13b74:	add	r2, r2, #8
   13b78:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13b7c:	ldr	r1, [r1, #40]	; 0x28
   13b80:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13b84:	ldr	r0, [r0, #44]	; 0x2c
   13b88:	str	r0, [sp, #16]
   13b8c:	str	r1, [sp, #12]
   13b90:	str	r2, [sp, #8]
   13b94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13b98:	str	r2, [sp, #4]
   13b9c:	str	r3, [sp]
   13ba0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13ba4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13ba8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13bac:	ldr	r0, [fp, #-12]
   13bb0:	bl	11f54 <__assert_fail@plt+0x120c>
   13bb4:	str	r0, [fp, #-36]	; 0xffffffdc
   13bb8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13bbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13bc0:	cmp	r2, r3
   13bc4:	bhi	13c7c <__assert_fail@plt+0x2f34>
   13bc8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13bcc:	add	r3, r3, #1
   13bd0:	str	r3, [fp, #-28]	; 0xffffffe4
   13bd4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13bd8:	lsl	r3, r3, #3
   13bdc:	ldr	r2, [fp, #-8]
   13be0:	add	r3, r2, r3
   13be4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13be8:	str	r2, [r3]
   13bec:	ldr	r2, [fp, #-12]
   13bf0:	movw	r3, #29052	; 0x717c
   13bf4:	movt	r3, #2
   13bf8:	cmp	r2, r3
   13bfc:	beq	13c08 <__assert_fail@plt+0x2ec0>
   13c00:	ldr	r0, [fp, #-12]
   13c04:	bl	15614 <__assert_fail@plt+0x48cc>
   13c08:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13c0c:	bl	14c4c <__assert_fail@plt+0x3f04>
   13c10:	mov	r3, r0
   13c14:	str	r3, [fp, #-12]
   13c18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13c1c:	lsl	r3, r3, #3
   13c20:	ldr	r2, [fp, #-8]
   13c24:	add	r3, r2, r3
   13c28:	ldr	r2, [fp, #-12]
   13c2c:	str	r2, [r3, #4]
   13c30:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13c34:	ldr	r3, [r3]
   13c38:	ldr	r2, [fp, #-60]	; 0xffffffc4
   13c3c:	add	r2, r2, #8
   13c40:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13c44:	ldr	r1, [r1, #40]	; 0x28
   13c48:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13c4c:	ldr	r0, [r0, #44]	; 0x2c
   13c50:	str	r0, [sp, #16]
   13c54:	str	r1, [sp, #12]
   13c58:	str	r2, [sp, #8]
   13c5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13c60:	str	r2, [sp, #4]
   13c64:	str	r3, [sp]
   13c68:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13c6c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13c70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c74:	ldr	r0, [fp, #-12]
   13c78:	bl	11f54 <__assert_fail@plt+0x120c>
   13c7c:	bl	10c94 <__errno_location@plt>
   13c80:	mov	r2, r0
   13c84:	ldr	r3, [fp, #-16]
   13c88:	str	r3, [r2]
   13c8c:	ldr	r3, [fp, #-12]
   13c90:	mov	r0, r3
   13c94:	sub	sp, fp, #4
   13c98:	ldr	fp, [sp]
   13c9c:	add	sp, sp, #4
   13ca0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ca4:	str	fp, [sp, #-8]!
   13ca8:	str	lr, [sp, #4]
   13cac:	add	fp, sp, #4
   13cb0:	sub	sp, sp, #8
   13cb4:	str	r0, [fp, #-8]
   13cb8:	str	r1, [fp, #-12]
   13cbc:	movw	r3, #29004	; 0x714c
   13cc0:	movt	r3, #2
   13cc4:	mvn	r2, #0
   13cc8:	ldr	r1, [fp, #-12]
   13ccc:	ldr	r0, [fp, #-8]
   13cd0:	bl	139b4 <__assert_fail@plt+0x2c6c>
   13cd4:	mov	r3, r0
   13cd8:	mov	r0, r3
   13cdc:	sub	sp, fp, #4
   13ce0:	ldr	fp, [sp]
   13ce4:	add	sp, sp, #4
   13ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   13cec:	str	fp, [sp, #-8]!
   13cf0:	str	lr, [sp, #4]
   13cf4:	add	fp, sp, #4
   13cf8:	sub	sp, sp, #16
   13cfc:	str	r0, [fp, #-8]
   13d00:	str	r1, [fp, #-12]
   13d04:	str	r2, [fp, #-16]
   13d08:	movw	r3, #29004	; 0x714c
   13d0c:	movt	r3, #2
   13d10:	ldr	r2, [fp, #-16]
   13d14:	ldr	r1, [fp, #-12]
   13d18:	ldr	r0, [fp, #-8]
   13d1c:	bl	139b4 <__assert_fail@plt+0x2c6c>
   13d20:	mov	r3, r0
   13d24:	mov	r0, r3
   13d28:	sub	sp, fp, #4
   13d2c:	ldr	fp, [sp]
   13d30:	add	sp, sp, #4
   13d34:	pop	{pc}		; (ldr pc, [sp], #4)
   13d38:	str	fp, [sp, #-8]!
   13d3c:	str	lr, [sp, #4]
   13d40:	add	fp, sp, #4
   13d44:	sub	sp, sp, #8
   13d48:	str	r0, [fp, #-8]
   13d4c:	ldr	r1, [fp, #-8]
   13d50:	mov	r0, #0
   13d54:	bl	13ca4 <__assert_fail@plt+0x2f5c>
   13d58:	mov	r3, r0
   13d5c:	mov	r0, r3
   13d60:	sub	sp, fp, #4
   13d64:	ldr	fp, [sp]
   13d68:	add	sp, sp, #4
   13d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   13d70:	str	fp, [sp, #-8]!
   13d74:	str	lr, [sp, #4]
   13d78:	add	fp, sp, #4
   13d7c:	sub	sp, sp, #8
   13d80:	str	r0, [fp, #-8]
   13d84:	str	r1, [fp, #-12]
   13d88:	ldr	r2, [fp, #-12]
   13d8c:	ldr	r1, [fp, #-8]
   13d90:	mov	r0, #0
   13d94:	bl	13cec <__assert_fail@plt+0x2fa4>
   13d98:	mov	r3, r0
   13d9c:	mov	r0, r3
   13da0:	sub	sp, fp, #4
   13da4:	ldr	fp, [sp]
   13da8:	add	sp, sp, #4
   13dac:	pop	{pc}		; (ldr pc, [sp], #4)
   13db0:	str	fp, [sp, #-8]!
   13db4:	str	lr, [sp, #4]
   13db8:	add	fp, sp, #4
   13dbc:	sub	sp, sp, #64	; 0x40
   13dc0:	str	r0, [fp, #-56]	; 0xffffffc8
   13dc4:	str	r1, [fp, #-60]	; 0xffffffc4
   13dc8:	str	r2, [fp, #-64]	; 0xffffffc0
   13dcc:	sub	r3, fp, #52	; 0x34
   13dd0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13dd4:	mov	r0, r3
   13dd8:	bl	11db0 <__assert_fail@plt+0x1068>
   13ddc:	sub	r3, fp, #52	; 0x34
   13de0:	mvn	r2, #0
   13de4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13de8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13dec:	bl	139b4 <__assert_fail@plt+0x2c6c>
   13df0:	mov	r3, r0
   13df4:	mov	r0, r3
   13df8:	sub	sp, fp, #4
   13dfc:	ldr	fp, [sp]
   13e00:	add	sp, sp, #4
   13e04:	pop	{pc}		; (ldr pc, [sp], #4)
   13e08:	str	fp, [sp, #-8]!
   13e0c:	str	lr, [sp, #4]
   13e10:	add	fp, sp, #4
   13e14:	sub	sp, sp, #64	; 0x40
   13e18:	str	r0, [fp, #-56]	; 0xffffffc8
   13e1c:	str	r1, [fp, #-60]	; 0xffffffc4
   13e20:	str	r2, [fp, #-64]	; 0xffffffc0
   13e24:	str	r3, [fp, #-68]	; 0xffffffbc
   13e28:	sub	r3, fp, #52	; 0x34
   13e2c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13e30:	mov	r0, r3
   13e34:	bl	11db0 <__assert_fail@plt+0x1068>
   13e38:	sub	r3, fp, #52	; 0x34
   13e3c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13e40:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13e44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13e48:	bl	139b4 <__assert_fail@plt+0x2c6c>
   13e4c:	mov	r3, r0
   13e50:	mov	r0, r3
   13e54:	sub	sp, fp, #4
   13e58:	ldr	fp, [sp]
   13e5c:	add	sp, sp, #4
   13e60:	pop	{pc}		; (ldr pc, [sp], #4)
   13e64:	str	fp, [sp, #-8]!
   13e68:	str	lr, [sp, #4]
   13e6c:	add	fp, sp, #4
   13e70:	sub	sp, sp, #8
   13e74:	str	r0, [fp, #-8]
   13e78:	str	r1, [fp, #-12]
   13e7c:	ldr	r2, [fp, #-12]
   13e80:	ldr	r1, [fp, #-8]
   13e84:	mov	r0, #0
   13e88:	bl	13db0 <__assert_fail@plt+0x3068>
   13e8c:	mov	r3, r0
   13e90:	mov	r0, r3
   13e94:	sub	sp, fp, #4
   13e98:	ldr	fp, [sp]
   13e9c:	add	sp, sp, #4
   13ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ea4:	str	fp, [sp, #-8]!
   13ea8:	str	lr, [sp, #4]
   13eac:	add	fp, sp, #4
   13eb0:	sub	sp, sp, #16
   13eb4:	str	r0, [fp, #-8]
   13eb8:	str	r1, [fp, #-12]
   13ebc:	str	r2, [fp, #-16]
   13ec0:	ldr	r3, [fp, #-16]
   13ec4:	ldr	r2, [fp, #-12]
   13ec8:	ldr	r1, [fp, #-8]
   13ecc:	mov	r0, #0
   13ed0:	bl	13e08 <__assert_fail@plt+0x30c0>
   13ed4:	mov	r3, r0
   13ed8:	mov	r0, r3
   13edc:	sub	sp, fp, #4
   13ee0:	ldr	fp, [sp]
   13ee4:	add	sp, sp, #4
   13ee8:	pop	{pc}		; (ldr pc, [sp], #4)
   13eec:	str	fp, [sp, #-8]!
   13ef0:	str	lr, [sp, #4]
   13ef4:	add	fp, sp, #4
   13ef8:	sub	sp, sp, #64	; 0x40
   13efc:	str	r0, [fp, #-56]	; 0xffffffc8
   13f00:	str	r1, [fp, #-60]	; 0xffffffc4
   13f04:	mov	r3, r2
   13f08:	strb	r3, [fp, #-61]	; 0xffffffc3
   13f0c:	movw	r2, #29004	; 0x714c
   13f10:	movt	r2, #2
   13f14:	sub	r3, fp, #52	; 0x34
   13f18:	ldrd	r0, [r2]
   13f1c:	strd	r0, [r3]
   13f20:	ldrd	r0, [r2, #8]
   13f24:	strd	r0, [r3, #8]
   13f28:	ldrd	r0, [r2, #16]
   13f2c:	strd	r0, [r3, #16]
   13f30:	ldrd	r0, [r2, #24]
   13f34:	strd	r0, [r3, #24]
   13f38:	ldrd	r0, [r2, #32]
   13f3c:	strd	r0, [r3, #32]
   13f40:	ldrd	r0, [r2, #40]	; 0x28
   13f44:	strd	r0, [r3, #40]	; 0x28
   13f48:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   13f4c:	sub	r3, fp, #52	; 0x34
   13f50:	mov	r2, #1
   13f54:	mov	r0, r3
   13f58:	bl	11c10 <__assert_fail@plt+0xec8>
   13f5c:	sub	r3, fp, #52	; 0x34
   13f60:	ldr	r2, [fp, #-60]	; 0xffffffc4
   13f64:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13f68:	mov	r0, #0
   13f6c:	bl	139b4 <__assert_fail@plt+0x2c6c>
   13f70:	mov	r3, r0
   13f74:	mov	r0, r3
   13f78:	sub	sp, fp, #4
   13f7c:	ldr	fp, [sp]
   13f80:	add	sp, sp, #4
   13f84:	pop	{pc}		; (ldr pc, [sp], #4)
   13f88:	str	fp, [sp, #-8]!
   13f8c:	str	lr, [sp, #4]
   13f90:	add	fp, sp, #4
   13f94:	sub	sp, sp, #8
   13f98:	str	r0, [fp, #-8]
   13f9c:	mov	r3, r1
   13fa0:	strb	r3, [fp, #-9]
   13fa4:	ldrb	r3, [fp, #-9]
   13fa8:	mov	r2, r3
   13fac:	mvn	r1, #0
   13fb0:	ldr	r0, [fp, #-8]
   13fb4:	bl	13eec <__assert_fail@plt+0x31a4>
   13fb8:	mov	r3, r0
   13fbc:	mov	r0, r3
   13fc0:	sub	sp, fp, #4
   13fc4:	ldr	fp, [sp]
   13fc8:	add	sp, sp, #4
   13fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   13fd0:	str	fp, [sp, #-8]!
   13fd4:	str	lr, [sp, #4]
   13fd8:	add	fp, sp, #4
   13fdc:	sub	sp, sp, #8
   13fe0:	str	r0, [fp, #-8]
   13fe4:	mov	r1, #58	; 0x3a
   13fe8:	ldr	r0, [fp, #-8]
   13fec:	bl	13f88 <__assert_fail@plt+0x3240>
   13ff0:	mov	r3, r0
   13ff4:	mov	r0, r3
   13ff8:	sub	sp, fp, #4
   13ffc:	ldr	fp, [sp]
   14000:	add	sp, sp, #4
   14004:	pop	{pc}		; (ldr pc, [sp], #4)
   14008:	str	fp, [sp, #-8]!
   1400c:	str	lr, [sp, #4]
   14010:	add	fp, sp, #4
   14014:	sub	sp, sp, #8
   14018:	str	r0, [fp, #-8]
   1401c:	str	r1, [fp, #-12]
   14020:	mov	r2, #58	; 0x3a
   14024:	ldr	r1, [fp, #-12]
   14028:	ldr	r0, [fp, #-8]
   1402c:	bl	13eec <__assert_fail@plt+0x31a4>
   14030:	mov	r3, r0
   14034:	mov	r0, r3
   14038:	sub	sp, fp, #4
   1403c:	ldr	fp, [sp]
   14040:	add	sp, sp, #4
   14044:	pop	{pc}		; (ldr pc, [sp], #4)
   14048:	str	fp, [sp, #-8]!
   1404c:	str	lr, [sp, #4]
   14050:	add	fp, sp, #4
   14054:	sub	sp, sp, #112	; 0x70
   14058:	str	r0, [fp, #-56]	; 0xffffffc8
   1405c:	str	r1, [fp, #-60]	; 0xffffffc4
   14060:	str	r2, [fp, #-64]	; 0xffffffc0
   14064:	sub	r3, fp, #116	; 0x74
   14068:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1406c:	mov	r0, r3
   14070:	bl	11db0 <__assert_fail@plt+0x1068>
   14074:	sub	r3, fp, #52	; 0x34
   14078:	sub	r2, fp, #116	; 0x74
   1407c:	ldrd	r0, [r2]
   14080:	strd	r0, [r3]
   14084:	ldrd	r0, [r2, #8]
   14088:	strd	r0, [r3, #8]
   1408c:	ldrd	r0, [r2, #16]
   14090:	strd	r0, [r3, #16]
   14094:	ldrd	r0, [r2, #24]
   14098:	strd	r0, [r3, #24]
   1409c:	ldrd	r0, [r2, #32]
   140a0:	strd	r0, [r3, #32]
   140a4:	ldrd	r0, [r2, #40]	; 0x28
   140a8:	strd	r0, [r3, #40]	; 0x28
   140ac:	sub	r3, fp, #52	; 0x34
   140b0:	mov	r2, #1
   140b4:	mov	r1, #58	; 0x3a
   140b8:	mov	r0, r3
   140bc:	bl	11c10 <__assert_fail@plt+0xec8>
   140c0:	sub	r3, fp, #52	; 0x34
   140c4:	mvn	r2, #0
   140c8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   140cc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   140d0:	bl	139b4 <__assert_fail@plt+0x2c6c>
   140d4:	mov	r3, r0
   140d8:	mov	r0, r3
   140dc:	sub	sp, fp, #4
   140e0:	ldr	fp, [sp]
   140e4:	add	sp, sp, #4
   140e8:	pop	{pc}		; (ldr pc, [sp], #4)
   140ec:	str	fp, [sp, #-8]!
   140f0:	str	lr, [sp, #4]
   140f4:	add	fp, sp, #4
   140f8:	sub	sp, sp, #24
   140fc:	str	r0, [fp, #-8]
   14100:	str	r1, [fp, #-12]
   14104:	str	r2, [fp, #-16]
   14108:	str	r3, [fp, #-20]	; 0xffffffec
   1410c:	mvn	r3, #0
   14110:	str	r3, [sp]
   14114:	ldr	r3, [fp, #-20]	; 0xffffffec
   14118:	ldr	r2, [fp, #-16]
   1411c:	ldr	r1, [fp, #-12]
   14120:	ldr	r0, [fp, #-8]
   14124:	bl	14140 <__assert_fail@plt+0x33f8>
   14128:	mov	r3, r0
   1412c:	mov	r0, r3
   14130:	sub	sp, fp, #4
   14134:	ldr	fp, [sp]
   14138:	add	sp, sp, #4
   1413c:	pop	{pc}		; (ldr pc, [sp], #4)
   14140:	str	fp, [sp, #-8]!
   14144:	str	lr, [sp, #4]
   14148:	add	fp, sp, #4
   1414c:	sub	sp, sp, #64	; 0x40
   14150:	str	r0, [fp, #-56]	; 0xffffffc8
   14154:	str	r1, [fp, #-60]	; 0xffffffc4
   14158:	str	r2, [fp, #-64]	; 0xffffffc0
   1415c:	str	r3, [fp, #-68]	; 0xffffffbc
   14160:	movw	r2, #29004	; 0x714c
   14164:	movt	r2, #2
   14168:	sub	r3, fp, #52	; 0x34
   1416c:	ldrd	r0, [r2]
   14170:	strd	r0, [r3]
   14174:	ldrd	r0, [r2, #8]
   14178:	strd	r0, [r3, #8]
   1417c:	ldrd	r0, [r2, #16]
   14180:	strd	r0, [r3, #16]
   14184:	ldrd	r0, [r2, #24]
   14188:	strd	r0, [r3, #24]
   1418c:	ldrd	r0, [r2, #32]
   14190:	strd	r0, [r3, #32]
   14194:	ldrd	r0, [r2, #40]	; 0x28
   14198:	strd	r0, [r3, #40]	; 0x28
   1419c:	sub	r3, fp, #52	; 0x34
   141a0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   141a4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   141a8:	mov	r0, r3
   141ac:	bl	11d28 <__assert_fail@plt+0xfe0>
   141b0:	sub	r3, fp, #52	; 0x34
   141b4:	ldr	r2, [fp, #4]
   141b8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   141bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   141c0:	bl	139b4 <__assert_fail@plt+0x2c6c>
   141c4:	mov	r3, r0
   141c8:	mov	r0, r3
   141cc:	sub	sp, fp, #4
   141d0:	ldr	fp, [sp]
   141d4:	add	sp, sp, #4
   141d8:	pop	{pc}		; (ldr pc, [sp], #4)
   141dc:	str	fp, [sp, #-8]!
   141e0:	str	lr, [sp, #4]
   141e4:	add	fp, sp, #4
   141e8:	sub	sp, sp, #16
   141ec:	str	r0, [fp, #-8]
   141f0:	str	r1, [fp, #-12]
   141f4:	str	r2, [fp, #-16]
   141f8:	ldr	r3, [fp, #-16]
   141fc:	ldr	r2, [fp, #-12]
   14200:	ldr	r1, [fp, #-8]
   14204:	mov	r0, #0
   14208:	bl	140ec <__assert_fail@plt+0x33a4>
   1420c:	mov	r3, r0
   14210:	mov	r0, r3
   14214:	sub	sp, fp, #4
   14218:	ldr	fp, [sp]
   1421c:	add	sp, sp, #4
   14220:	pop	{pc}		; (ldr pc, [sp], #4)
   14224:	str	fp, [sp, #-8]!
   14228:	str	lr, [sp, #4]
   1422c:	add	fp, sp, #4
   14230:	sub	sp, sp, #24
   14234:	str	r0, [fp, #-8]
   14238:	str	r1, [fp, #-12]
   1423c:	str	r2, [fp, #-16]
   14240:	str	r3, [fp, #-20]	; 0xffffffec
   14244:	ldr	r3, [fp, #-20]	; 0xffffffec
   14248:	str	r3, [sp]
   1424c:	ldr	r3, [fp, #-16]
   14250:	ldr	r2, [fp, #-12]
   14254:	ldr	r1, [fp, #-8]
   14258:	mov	r0, #0
   1425c:	bl	14140 <__assert_fail@plt+0x33f8>
   14260:	mov	r3, r0
   14264:	mov	r0, r3
   14268:	sub	sp, fp, #4
   1426c:	ldr	fp, [sp]
   14270:	add	sp, sp, #4
   14274:	pop	{pc}		; (ldr pc, [sp], #4)
   14278:	str	fp, [sp, #-8]!
   1427c:	str	lr, [sp, #4]
   14280:	add	fp, sp, #4
   14284:	sub	sp, sp, #16
   14288:	str	r0, [fp, #-8]
   1428c:	str	r1, [fp, #-12]
   14290:	str	r2, [fp, #-16]
   14294:	movw	r3, #28900	; 0x70e4
   14298:	movt	r3, #2
   1429c:	ldr	r2, [fp, #-16]
   142a0:	ldr	r1, [fp, #-12]
   142a4:	ldr	r0, [fp, #-8]
   142a8:	bl	139b4 <__assert_fail@plt+0x2c6c>
   142ac:	mov	r3, r0
   142b0:	mov	r0, r3
   142b4:	sub	sp, fp, #4
   142b8:	ldr	fp, [sp]
   142bc:	add	sp, sp, #4
   142c0:	pop	{pc}		; (ldr pc, [sp], #4)
   142c4:	str	fp, [sp, #-8]!
   142c8:	str	lr, [sp, #4]
   142cc:	add	fp, sp, #4
   142d0:	sub	sp, sp, #8
   142d4:	str	r0, [fp, #-8]
   142d8:	str	r1, [fp, #-12]
   142dc:	ldr	r2, [fp, #-12]
   142e0:	ldr	r1, [fp, #-8]
   142e4:	mov	r0, #0
   142e8:	bl	14278 <__assert_fail@plt+0x3530>
   142ec:	mov	r3, r0
   142f0:	mov	r0, r3
   142f4:	sub	sp, fp, #4
   142f8:	ldr	fp, [sp]
   142fc:	add	sp, sp, #4
   14300:	pop	{pc}		; (ldr pc, [sp], #4)
   14304:	str	fp, [sp, #-8]!
   14308:	str	lr, [sp, #4]
   1430c:	add	fp, sp, #4
   14310:	sub	sp, sp, #8
   14314:	str	r0, [fp, #-8]
   14318:	str	r1, [fp, #-12]
   1431c:	mvn	r2, #0
   14320:	ldr	r1, [fp, #-12]
   14324:	ldr	r0, [fp, #-8]
   14328:	bl	14278 <__assert_fail@plt+0x3530>
   1432c:	mov	r3, r0
   14330:	mov	r0, r3
   14334:	sub	sp, fp, #4
   14338:	ldr	fp, [sp]
   1433c:	add	sp, sp, #4
   14340:	pop	{pc}		; (ldr pc, [sp], #4)
   14344:	str	fp, [sp, #-8]!
   14348:	str	lr, [sp, #4]
   1434c:	add	fp, sp, #4
   14350:	sub	sp, sp, #8
   14354:	str	r0, [fp, #-8]
   14358:	ldr	r1, [fp, #-8]
   1435c:	mov	r0, #0
   14360:	bl	14304 <__assert_fail@plt+0x35bc>
   14364:	mov	r3, r0
   14368:	mov	r0, r3
   1436c:	sub	sp, fp, #4
   14370:	ldr	fp, [sp]
   14374:	add	sp, sp, #4
   14378:	pop	{pc}		; (ldr pc, [sp], #4)
   1437c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14380:	strd	r6, [sp, #8]
   14384:	str	fp, [sp, #16]
   14388:	str	lr, [sp, #20]
   1438c:	add	fp, sp, #20
   14390:	sub	sp, sp, #48	; 0x30
   14394:	str	r0, [fp, #-24]	; 0xffffffe8
   14398:	str	r1, [fp, #-28]	; 0xffffffe4
   1439c:	str	r2, [fp, #-32]	; 0xffffffe0
   143a0:	str	r3, [fp, #-36]	; 0xffffffdc
   143a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   143a8:	cmp	r3, #0
   143ac:	beq	143d4 <__assert_fail@plt+0x368c>
   143b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   143b4:	str	r3, [sp]
   143b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   143bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   143c0:	movw	r1, #27384	; 0x6af8
   143c4:	movt	r1, #1
   143c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143cc:	bl	10c88 <fprintf@plt>
   143d0:	b	143ec <__assert_fail@plt+0x36a4>
   143d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   143d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   143dc:	movw	r1, #27396	; 0x6b04
   143e0:	movt	r1, #1
   143e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143e8:	bl	10c88 <fprintf@plt>
   143ec:	movw	r0, #27404	; 0x6b0c
   143f0:	movt	r0, #1
   143f4:	bl	10c70 <gettext@plt>
   143f8:	mov	r2, r0
   143fc:	movw	r3, #2022	; 0x7e6
   14400:	movw	r1, #28188	; 0x6e1c
   14404:	movt	r1, #1
   14408:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1440c:	bl	10c88 <fprintf@plt>
   14410:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14414:	mov	r0, #10
   14418:	bl	10d00 <fputc@plt>
   1441c:	movw	r0, #27408	; 0x6b10
   14420:	movt	r0, #1
   14424:	bl	10c70 <gettext@plt>
   14428:	mov	r3, r0
   1442c:	movw	r2, #27580	; 0x6bbc
   14430:	movt	r2, #1
   14434:	mov	r1, r3
   14438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1443c:	bl	10c88 <fprintf@plt>
   14440:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14444:	mov	r0, #10
   14448:	bl	10d00 <fputc@plt>
   1444c:	ldr	r3, [fp, #8]
   14450:	cmp	r3, #9
   14454:	ldrls	pc, [pc, r3, lsl #2]
   14458:	b	14838 <__assert_fail@plt+0x3af0>
   1445c:	andeq	r4, r1, r4, ror #17
   14460:	andeq	r4, r1, r4, lsl #9
   14464:	andeq	r4, r1, ip, lsr #9
   14468:	ldrdeq	r4, [r1], -ip
   1446c:	andeq	r4, r1, r0, lsr #10
   14470:	andeq	r4, r1, ip, ror r5
   14474:	andeq	r4, r1, r8, ror #11
   14478:	andeq	r4, r1, r4, ror #12
   1447c:	strdeq	r4, [r1], -r0
   14480:	andeq	r4, r1, ip, lsl #15
   14484:	movw	r0, #27616	; 0x6be0
   14488:	movt	r0, #1
   1448c:	bl	10c70 <gettext@plt>
   14490:	mov	r1, r0
   14494:	ldr	r3, [fp, #4]
   14498:	ldr	r3, [r3]
   1449c:	mov	r2, r3
   144a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   144a4:	bl	10c88 <fprintf@plt>
   144a8:	b	148e8 <__assert_fail@plt+0x3ba0>
   144ac:	movw	r0, #27632	; 0x6bf0
   144b0:	movt	r0, #1
   144b4:	bl	10c70 <gettext@plt>
   144b8:	mov	r1, r0
   144bc:	ldr	r3, [fp, #4]
   144c0:	ldr	r2, [r3]
   144c4:	ldr	r3, [fp, #4]
   144c8:	add	r3, r3, #4
   144cc:	ldr	r3, [r3]
   144d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   144d4:	bl	10c88 <fprintf@plt>
   144d8:	b	148e8 <__assert_fail@plt+0x3ba0>
   144dc:	movw	r0, #27656	; 0x6c08
   144e0:	movt	r0, #1
   144e4:	bl	10c70 <gettext@plt>
   144e8:	ldr	r3, [fp, #4]
   144ec:	ldr	r2, [r3]
   144f0:	ldr	r3, [fp, #4]
   144f4:	add	r3, r3, #4
   144f8:	ldr	r1, [r3]
   144fc:	ldr	r3, [fp, #4]
   14500:	add	r3, r3, #8
   14504:	ldr	r3, [r3]
   14508:	str	r3, [sp]
   1450c:	mov	r3, r1
   14510:	mov	r1, r0
   14514:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14518:	bl	10c88 <fprintf@plt>
   1451c:	b	148e8 <__assert_fail@plt+0x3ba0>
   14520:	movw	r0, #27684	; 0x6c24
   14524:	movt	r0, #1
   14528:	bl	10c70 <gettext@plt>
   1452c:	mov	ip, r0
   14530:	ldr	r3, [fp, #4]
   14534:	ldr	r1, [r3]
   14538:	ldr	r3, [fp, #4]
   1453c:	add	r3, r3, #4
   14540:	ldr	r0, [r3]
   14544:	ldr	r3, [fp, #4]
   14548:	add	r3, r3, #8
   1454c:	ldr	r3, [r3]
   14550:	ldr	r2, [fp, #4]
   14554:	add	r2, r2, #12
   14558:	ldr	r2, [r2]
   1455c:	str	r2, [sp, #4]
   14560:	str	r3, [sp]
   14564:	mov	r3, r0
   14568:	mov	r2, r1
   1456c:	mov	r1, ip
   14570:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14574:	bl	10c88 <fprintf@plt>
   14578:	b	148e8 <__assert_fail@plt+0x3ba0>
   1457c:	movw	r0, #27716	; 0x6c44
   14580:	movt	r0, #1
   14584:	bl	10c70 <gettext@plt>
   14588:	mov	lr, r0
   1458c:	ldr	r3, [fp, #4]
   14590:	ldr	r0, [r3]
   14594:	ldr	r3, [fp, #4]
   14598:	add	r3, r3, #4
   1459c:	ldr	ip, [r3]
   145a0:	ldr	r3, [fp, #4]
   145a4:	add	r3, r3, #8
   145a8:	ldr	r3, [r3]
   145ac:	ldr	r2, [fp, #4]
   145b0:	add	r2, r2, #12
   145b4:	ldr	r2, [r2]
   145b8:	ldr	r1, [fp, #4]
   145bc:	add	r1, r1, #16
   145c0:	ldr	r1, [r1]
   145c4:	str	r1, [sp, #8]
   145c8:	str	r2, [sp, #4]
   145cc:	str	r3, [sp]
   145d0:	mov	r3, ip
   145d4:	mov	r2, r0
   145d8:	mov	r1, lr
   145dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145e0:	bl	10c88 <fprintf@plt>
   145e4:	b	148e8 <__assert_fail@plt+0x3ba0>
   145e8:	movw	r0, #27752	; 0x6c68
   145ec:	movt	r0, #1
   145f0:	bl	10c70 <gettext@plt>
   145f4:	mov	r4, r0
   145f8:	ldr	r3, [fp, #4]
   145fc:	ldr	ip, [r3]
   14600:	ldr	r3, [fp, #4]
   14604:	add	r3, r3, #4
   14608:	ldr	lr, [r3]
   1460c:	ldr	r3, [fp, #4]
   14610:	add	r3, r3, #8
   14614:	ldr	r3, [r3]
   14618:	ldr	r2, [fp, #4]
   1461c:	add	r2, r2, #12
   14620:	ldr	r2, [r2]
   14624:	ldr	r1, [fp, #4]
   14628:	add	r1, r1, #16
   1462c:	ldr	r1, [r1]
   14630:	ldr	r0, [fp, #4]
   14634:	add	r0, r0, #20
   14638:	ldr	r0, [r0]
   1463c:	str	r0, [sp, #12]
   14640:	str	r1, [sp, #8]
   14644:	str	r2, [sp, #4]
   14648:	str	r3, [sp]
   1464c:	mov	r3, lr
   14650:	mov	r2, ip
   14654:	mov	r1, r4
   14658:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1465c:	bl	10c88 <fprintf@plt>
   14660:	b	148e8 <__assert_fail@plt+0x3ba0>
   14664:	movw	r0, #27792	; 0x6c90
   14668:	movt	r0, #1
   1466c:	bl	10c70 <gettext@plt>
   14670:	mov	r5, r0
   14674:	ldr	r3, [fp, #4]
   14678:	ldr	lr, [r3]
   1467c:	ldr	r3, [fp, #4]
   14680:	add	r3, r3, #4
   14684:	ldr	r4, [r3]
   14688:	ldr	r3, [fp, #4]
   1468c:	add	r3, r3, #8
   14690:	ldr	r3, [r3]
   14694:	ldr	r2, [fp, #4]
   14698:	add	r2, r2, #12
   1469c:	ldr	r2, [r2]
   146a0:	ldr	r1, [fp, #4]
   146a4:	add	r1, r1, #16
   146a8:	ldr	r1, [r1]
   146ac:	ldr	r0, [fp, #4]
   146b0:	add	r0, r0, #20
   146b4:	ldr	r0, [r0]
   146b8:	ldr	ip, [fp, #4]
   146bc:	add	ip, ip, #24
   146c0:	ldr	ip, [ip]
   146c4:	str	ip, [sp, #16]
   146c8:	str	r0, [sp, #12]
   146cc:	str	r1, [sp, #8]
   146d0:	str	r2, [sp, #4]
   146d4:	str	r3, [sp]
   146d8:	mov	r3, r4
   146dc:	mov	r2, lr
   146e0:	mov	r1, r5
   146e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   146e8:	bl	10c88 <fprintf@plt>
   146ec:	b	148e8 <__assert_fail@plt+0x3ba0>
   146f0:	movw	r0, #27836	; 0x6cbc
   146f4:	movt	r0, #1
   146f8:	bl	10c70 <gettext@plt>
   146fc:	mov	r6, r0
   14700:	ldr	r3, [fp, #4]
   14704:	ldr	r4, [r3]
   14708:	ldr	r3, [fp, #4]
   1470c:	add	r3, r3, #4
   14710:	ldr	r5, [r3]
   14714:	ldr	r3, [fp, #4]
   14718:	add	r3, r3, #8
   1471c:	ldr	r3, [r3]
   14720:	ldr	r2, [fp, #4]
   14724:	add	r2, r2, #12
   14728:	ldr	r2, [r2]
   1472c:	ldr	r1, [fp, #4]
   14730:	add	r1, r1, #16
   14734:	ldr	r1, [r1]
   14738:	ldr	r0, [fp, #4]
   1473c:	add	r0, r0, #20
   14740:	ldr	r0, [r0]
   14744:	ldr	ip, [fp, #4]
   14748:	add	ip, ip, #24
   1474c:	ldr	ip, [ip]
   14750:	ldr	lr, [fp, #4]
   14754:	add	lr, lr, #28
   14758:	ldr	lr, [lr]
   1475c:	str	lr, [sp, #20]
   14760:	str	ip, [sp, #16]
   14764:	str	r0, [sp, #12]
   14768:	str	r1, [sp, #8]
   1476c:	str	r2, [sp, #4]
   14770:	str	r3, [sp]
   14774:	mov	r3, r5
   14778:	mov	r2, r4
   1477c:	mov	r1, r6
   14780:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14784:	bl	10c88 <fprintf@plt>
   14788:	b	148e8 <__assert_fail@plt+0x3ba0>
   1478c:	movw	r0, #27884	; 0x6cec
   14790:	movt	r0, #1
   14794:	bl	10c70 <gettext@plt>
   14798:	mov	r7, r0
   1479c:	ldr	r3, [fp, #4]
   147a0:	ldr	r5, [r3]
   147a4:	ldr	r3, [fp, #4]
   147a8:	add	r3, r3, #4
   147ac:	ldr	r6, [r3]
   147b0:	ldr	r3, [fp, #4]
   147b4:	add	r3, r3, #8
   147b8:	ldr	r3, [r3]
   147bc:	ldr	r2, [fp, #4]
   147c0:	add	r2, r2, #12
   147c4:	ldr	r2, [r2]
   147c8:	ldr	r1, [fp, #4]
   147cc:	add	r1, r1, #16
   147d0:	ldr	r1, [r1]
   147d4:	ldr	r0, [fp, #4]
   147d8:	add	r0, r0, #20
   147dc:	ldr	r0, [r0]
   147e0:	ldr	ip, [fp, #4]
   147e4:	add	ip, ip, #24
   147e8:	ldr	ip, [ip]
   147ec:	ldr	lr, [fp, #4]
   147f0:	add	lr, lr, #28
   147f4:	ldr	lr, [lr]
   147f8:	ldr	r4, [fp, #4]
   147fc:	add	r4, r4, #32
   14800:	ldr	r4, [r4]
   14804:	str	r4, [sp, #24]
   14808:	str	lr, [sp, #20]
   1480c:	str	ip, [sp, #16]
   14810:	str	r0, [sp, #12]
   14814:	str	r1, [sp, #8]
   14818:	str	r2, [sp, #4]
   1481c:	str	r3, [sp]
   14820:	mov	r3, r6
   14824:	mov	r2, r5
   14828:	mov	r1, r7
   1482c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14830:	bl	10c88 <fprintf@plt>
   14834:	b	148e8 <__assert_fail@plt+0x3ba0>
   14838:	movw	r0, #27936	; 0x6d20
   1483c:	movt	r0, #1
   14840:	bl	10c70 <gettext@plt>
   14844:	mov	r7, r0
   14848:	ldr	r3, [fp, #4]
   1484c:	ldr	r5, [r3]
   14850:	ldr	r3, [fp, #4]
   14854:	add	r3, r3, #4
   14858:	ldr	r6, [r3]
   1485c:	ldr	r3, [fp, #4]
   14860:	add	r3, r3, #8
   14864:	ldr	r3, [r3]
   14868:	ldr	r2, [fp, #4]
   1486c:	add	r2, r2, #12
   14870:	ldr	r2, [r2]
   14874:	ldr	r1, [fp, #4]
   14878:	add	r1, r1, #16
   1487c:	ldr	r1, [r1]
   14880:	ldr	r0, [fp, #4]
   14884:	add	r0, r0, #20
   14888:	ldr	r0, [r0]
   1488c:	ldr	ip, [fp, #4]
   14890:	add	ip, ip, #24
   14894:	ldr	ip, [ip]
   14898:	ldr	lr, [fp, #4]
   1489c:	add	lr, lr, #28
   148a0:	ldr	lr, [lr]
   148a4:	ldr	r4, [fp, #4]
   148a8:	add	r4, r4, #32
   148ac:	ldr	r4, [r4]
   148b0:	str	r4, [sp, #24]
   148b4:	str	lr, [sp, #20]
   148b8:	str	ip, [sp, #16]
   148bc:	str	r0, [sp, #12]
   148c0:	str	r1, [sp, #8]
   148c4:	str	r2, [sp, #4]
   148c8:	str	r3, [sp]
   148cc:	mov	r3, r6
   148d0:	mov	r2, r5
   148d4:	mov	r1, r7
   148d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148dc:	bl	10c88 <fprintf@plt>
   148e0:	b	148e8 <__assert_fail@plt+0x3ba0>
   148e4:	nop	{0}
   148e8:	nop	{0}
   148ec:	sub	sp, fp, #20
   148f0:	ldrd	r4, [sp]
   148f4:	ldrd	r6, [sp, #8]
   148f8:	ldr	fp, [sp, #16]
   148fc:	add	sp, sp, #20
   14900:	pop	{pc}		; (ldr pc, [sp], #4)
   14904:	str	fp, [sp, #-8]!
   14908:	str	lr, [sp, #4]
   1490c:	add	fp, sp, #4
   14910:	sub	sp, sp, #32
   14914:	str	r0, [fp, #-16]
   14918:	str	r1, [fp, #-20]	; 0xffffffec
   1491c:	str	r2, [fp, #-24]	; 0xffffffe8
   14920:	str	r3, [fp, #-28]	; 0xffffffe4
   14924:	mov	r3, #0
   14928:	str	r3, [fp, #-8]
   1492c:	b	1493c <__assert_fail@plt+0x3bf4>
   14930:	ldr	r3, [fp, #-8]
   14934:	add	r3, r3, #1
   14938:	str	r3, [fp, #-8]
   1493c:	ldr	r3, [fp, #-8]
   14940:	lsl	r3, r3, #2
   14944:	ldr	r2, [fp, #4]
   14948:	add	r3, r2, r3
   1494c:	ldr	r3, [r3]
   14950:	cmp	r3, #0
   14954:	bne	14930 <__assert_fail@plt+0x3be8>
   14958:	ldr	r3, [fp, #-8]
   1495c:	str	r3, [sp, #4]
   14960:	ldr	r3, [fp, #4]
   14964:	str	r3, [sp]
   14968:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1496c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14970:	ldr	r1, [fp, #-20]	; 0xffffffec
   14974:	ldr	r0, [fp, #-16]
   14978:	bl	1437c <__assert_fail@plt+0x3634>
   1497c:	nop	{0}
   14980:	sub	sp, fp, #4
   14984:	ldr	fp, [sp]
   14988:	add	sp, sp, #4
   1498c:	pop	{pc}		; (ldr pc, [sp], #4)
   14990:	str	fp, [sp, #-8]!
   14994:	str	lr, [sp, #4]
   14998:	add	fp, sp, #4
   1499c:	sub	sp, sp, #72	; 0x48
   149a0:	str	r0, [fp, #-56]	; 0xffffffc8
   149a4:	str	r1, [fp, #-60]	; 0xffffffc4
   149a8:	str	r2, [fp, #-64]	; 0xffffffc0
   149ac:	str	r3, [fp, #-68]	; 0xffffffbc
   149b0:	mov	r3, #0
   149b4:	str	r3, [fp, #-8]
   149b8:	b	149c8 <__assert_fail@plt+0x3c80>
   149bc:	ldr	r3, [fp, #-8]
   149c0:	add	r3, r3, #1
   149c4:	str	r3, [fp, #-8]
   149c8:	ldr	r3, [fp, #-8]
   149cc:	cmp	r3, #9
   149d0:	bhi	14a14 <__assert_fail@plt+0x3ccc>
   149d4:	ldr	r3, [fp, #4]
   149d8:	add	r2, r3, #4
   149dc:	str	r2, [fp, #4]
   149e0:	ldr	r2, [r3]
   149e4:	ldr	r3, [fp, #-8]
   149e8:	lsl	r3, r3, #2
   149ec:	sub	r1, fp, #4
   149f0:	add	r3, r1, r3
   149f4:	str	r2, [r3, #-44]	; 0xffffffd4
   149f8:	ldr	r3, [fp, #-8]
   149fc:	lsl	r3, r3, #2
   14a00:	sub	r2, fp, #4
   14a04:	add	r3, r2, r3
   14a08:	ldr	r3, [r3, #-44]	; 0xffffffd4
   14a0c:	cmp	r3, #0
   14a10:	bne	149bc <__assert_fail@plt+0x3c74>
   14a14:	ldr	r3, [fp, #-8]
   14a18:	str	r3, [sp, #4]
   14a1c:	sub	r3, fp, #48	; 0x30
   14a20:	str	r3, [sp]
   14a24:	ldr	r3, [fp, #-68]	; 0xffffffbc
   14a28:	ldr	r2, [fp, #-64]	; 0xffffffc0
   14a2c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   14a30:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14a34:	bl	1437c <__assert_fail@plt+0x3634>
   14a38:	nop	{0}
   14a3c:	sub	sp, fp, #4
   14a40:	ldr	fp, [sp]
   14a44:	add	sp, sp, #4
   14a48:	pop	{pc}		; (ldr pc, [sp], #4)
   14a4c:	push	{r3}		; (str r3, [sp, #-4]!)
   14a50:	str	fp, [sp, #-8]!
   14a54:	str	lr, [sp, #4]
   14a58:	add	fp, sp, #4
   14a5c:	sub	sp, sp, #36	; 0x24
   14a60:	str	r0, [fp, #-20]	; 0xffffffec
   14a64:	str	r1, [fp, #-24]	; 0xffffffe8
   14a68:	str	r2, [fp, #-28]	; 0xffffffe4
   14a6c:	add	r3, fp, #8
   14a70:	str	r3, [fp, #-12]
   14a74:	ldr	r3, [fp, #-12]
   14a78:	str	r3, [sp]
   14a7c:	ldr	r3, [fp, #4]
   14a80:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14a84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14a88:	ldr	r0, [fp, #-20]	; 0xffffffec
   14a8c:	bl	14990 <__assert_fail@plt+0x3c48>
   14a90:	nop	{0}
   14a94:	sub	sp, fp, #4
   14a98:	ldr	fp, [sp]
   14a9c:	ldr	lr, [sp, #4]
   14aa0:	add	sp, sp, #8
   14aa4:	add	sp, sp, #4
   14aa8:	bx	lr
   14aac:	str	fp, [sp, #-8]!
   14ab0:	str	lr, [sp, #4]
   14ab4:	add	fp, sp, #4
   14ab8:	movw	r3, #28980	; 0x7134
   14abc:	movt	r3, #2
   14ac0:	ldr	r3, [r3]
   14ac4:	mov	r1, r3
   14ac8:	mov	r0, #10
   14acc:	bl	10d00 <fputc@plt>
   14ad0:	movw	r0, #27996	; 0x6d5c
   14ad4:	movt	r0, #1
   14ad8:	bl	10c70 <gettext@plt>
   14adc:	mov	r3, r0
   14ae0:	movw	r1, #28016	; 0x6d70
   14ae4:	movt	r1, #1
   14ae8:	mov	r0, r3
   14aec:	bl	10b5c <printf@plt>
   14af0:	movw	r0, #28040	; 0x6d88
   14af4:	movt	r0, #1
   14af8:	bl	10c70 <gettext@plt>
   14afc:	mov	r3, r0
   14b00:	movw	r2, #28060	; 0x6d9c
   14b04:	movt	r2, #1
   14b08:	movw	r1, #28100	; 0x6dc4
   14b0c:	movt	r1, #1
   14b10:	mov	r0, r3
   14b14:	bl	10b5c <printf@plt>
   14b18:	movw	r0, #28116	; 0x6dd4
   14b1c:	movt	r0, #1
   14b20:	bl	10c70 <gettext@plt>
   14b24:	mov	r3, r0
   14b28:	movw	r1, #28156	; 0x6dfc
   14b2c:	movt	r1, #1
   14b30:	mov	r0, r3
   14b34:	bl	10b5c <printf@plt>
   14b38:	nop	{0}
   14b3c:	sub	sp, fp, #4
   14b40:	ldr	fp, [sp]
   14b44:	add	sp, sp, #4
   14b48:	pop	{pc}		; (ldr pc, [sp], #4)
   14b4c:	str	fp, [sp, #-8]!
   14b50:	str	lr, [sp, #4]
   14b54:	add	fp, sp, #4
   14b58:	sub	sp, sp, #16
   14b5c:	str	r0, [fp, #-8]
   14b60:	str	r1, [fp, #-12]
   14b64:	str	r2, [fp, #-16]
   14b68:	ldr	r2, [fp, #-16]
   14b6c:	ldr	r1, [fp, #-12]
   14b70:	ldr	r0, [fp, #-8]
   14b74:	bl	14d30 <__assert_fail@plt+0x3fe8>
   14b78:	mov	r3, r0
   14b7c:	mov	r0, r3
   14b80:	sub	sp, fp, #4
   14b84:	ldr	fp, [sp]
   14b88:	add	sp, sp, #4
   14b8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b90:	str	fp, [sp, #-8]!
   14b94:	str	lr, [sp, #4]
   14b98:	add	fp, sp, #4
   14b9c:	sub	sp, sp, #8
   14ba0:	str	r0, [fp, #-8]
   14ba4:	ldr	r3, [fp, #-8]
   14ba8:	cmp	r3, #0
   14bac:	bne	14bb4 <__assert_fail@plt+0x3e6c>
   14bb0:	bl	15440 <__assert_fail@plt+0x46f8>
   14bb4:	ldr	r3, [fp, #-8]
   14bb8:	mov	r0, r3
   14bbc:	sub	sp, fp, #4
   14bc0:	ldr	fp, [sp]
   14bc4:	add	sp, sp, #4
   14bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bcc:	str	fp, [sp, #-8]!
   14bd0:	str	lr, [sp, #4]
   14bd4:	add	fp, sp, #4
   14bd8:	sub	sp, sp, #8
   14bdc:	str	r0, [fp, #-8]
   14be0:	ldr	r0, [fp, #-8]
   14be4:	bl	157a8 <__assert_fail@plt+0x4a60>
   14be8:	mov	r3, r0
   14bec:	mov	r0, r3
   14bf0:	bl	14b90 <__assert_fail@plt+0x3e48>
   14bf4:	mov	r3, r0
   14bf8:	mov	r0, r3
   14bfc:	sub	sp, fp, #4
   14c00:	ldr	fp, [sp]
   14c04:	add	sp, sp, #4
   14c08:	pop	{pc}		; (ldr pc, [sp], #4)
   14c0c:	str	fp, [sp, #-8]!
   14c10:	str	lr, [sp, #4]
   14c14:	add	fp, sp, #4
   14c18:	sub	sp, sp, #8
   14c1c:	str	r0, [fp, #-8]
   14c20:	ldr	r0, [fp, #-8]
   14c24:	bl	15cb4 <__assert_fail@plt+0x4f6c>
   14c28:	mov	r3, r0
   14c2c:	mov	r0, r3
   14c30:	bl	14b90 <__assert_fail@plt+0x3e48>
   14c34:	mov	r3, r0
   14c38:	mov	r0, r3
   14c3c:	sub	sp, fp, #4
   14c40:	ldr	fp, [sp]
   14c44:	add	sp, sp, #4
   14c48:	pop	{pc}		; (ldr pc, [sp], #4)
   14c4c:	str	fp, [sp, #-8]!
   14c50:	str	lr, [sp, #4]
   14c54:	add	fp, sp, #4
   14c58:	sub	sp, sp, #8
   14c5c:	str	r0, [fp, #-8]
   14c60:	ldr	r0, [fp, #-8]
   14c64:	bl	14bcc <__assert_fail@plt+0x3e84>
   14c68:	mov	r3, r0
   14c6c:	mov	r0, r3
   14c70:	sub	sp, fp, #4
   14c74:	ldr	fp, [sp]
   14c78:	add	sp, sp, #4
   14c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c80:	str	fp, [sp, #-8]!
   14c84:	str	lr, [sp, #4]
   14c88:	add	fp, sp, #4
   14c8c:	sub	sp, sp, #16
   14c90:	str	r0, [fp, #-16]
   14c94:	str	r1, [fp, #-20]	; 0xffffffec
   14c98:	ldr	r1, [fp, #-20]	; 0xffffffec
   14c9c:	ldr	r0, [fp, #-16]
   14ca0:	bl	158f0 <__assert_fail@plt+0x4ba8>
   14ca4:	str	r0, [fp, #-8]
   14ca8:	ldr	r3, [fp, #-8]
   14cac:	cmp	r3, #0
   14cb0:	bne	14cd0 <__assert_fail@plt+0x3f88>
   14cb4:	ldr	r3, [fp, #-16]
   14cb8:	cmp	r3, #0
   14cbc:	beq	14ccc <__assert_fail@plt+0x3f84>
   14cc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   14cc4:	cmp	r3, #0
   14cc8:	beq	14cd0 <__assert_fail@plt+0x3f88>
   14ccc:	bl	15440 <__assert_fail@plt+0x46f8>
   14cd0:	ldr	r3, [fp, #-8]
   14cd4:	mov	r0, r3
   14cd8:	sub	sp, fp, #4
   14cdc:	ldr	fp, [sp]
   14ce0:	add	sp, sp, #4
   14ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ce8:	str	fp, [sp, #-8]!
   14cec:	str	lr, [sp, #4]
   14cf0:	add	fp, sp, #4
   14cf4:	sub	sp, sp, #8
   14cf8:	str	r0, [fp, #-8]
   14cfc:	str	r1, [fp, #-12]
   14d00:	ldr	r1, [fp, #-12]
   14d04:	ldr	r0, [fp, #-8]
   14d08:	bl	15cec <__assert_fail@plt+0x4fa4>
   14d0c:	mov	r3, r0
   14d10:	mov	r0, r3
   14d14:	bl	14b90 <__assert_fail@plt+0x3e48>
   14d18:	mov	r3, r0
   14d1c:	mov	r0, r3
   14d20:	sub	sp, fp, #4
   14d24:	ldr	fp, [sp]
   14d28:	add	sp, sp, #4
   14d2c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d30:	str	fp, [sp, #-8]!
   14d34:	str	lr, [sp, #4]
   14d38:	add	fp, sp, #4
   14d3c:	sub	sp, sp, #24
   14d40:	str	r0, [fp, #-16]
   14d44:	str	r1, [fp, #-20]	; 0xffffffec
   14d48:	str	r2, [fp, #-24]	; 0xffffffe8
   14d4c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14d50:	ldr	r1, [fp, #-20]	; 0xffffffec
   14d54:	ldr	r0, [fp, #-16]
   14d58:	bl	159a8 <__assert_fail@plt+0x4c60>
   14d5c:	str	r0, [fp, #-8]
   14d60:	ldr	r3, [fp, #-8]
   14d64:	cmp	r3, #0
   14d68:	bne	14d94 <__assert_fail@plt+0x404c>
   14d6c:	ldr	r3, [fp, #-16]
   14d70:	cmp	r3, #0
   14d74:	beq	14d90 <__assert_fail@plt+0x4048>
   14d78:	ldr	r3, [fp, #-20]	; 0xffffffec
   14d7c:	cmp	r3, #0
   14d80:	beq	14d94 <__assert_fail@plt+0x404c>
   14d84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d88:	cmp	r3, #0
   14d8c:	beq	14d94 <__assert_fail@plt+0x404c>
   14d90:	bl	15440 <__assert_fail@plt+0x46f8>
   14d94:	ldr	r3, [fp, #-8]
   14d98:	mov	r0, r3
   14d9c:	sub	sp, fp, #4
   14da0:	ldr	fp, [sp]
   14da4:	add	sp, sp, #4
   14da8:	pop	{pc}		; (ldr pc, [sp], #4)
   14dac:	str	fp, [sp, #-8]!
   14db0:	str	lr, [sp, #4]
   14db4:	add	fp, sp, #4
   14db8:	sub	sp, sp, #16
   14dbc:	str	r0, [fp, #-8]
   14dc0:	str	r1, [fp, #-12]
   14dc4:	str	r2, [fp, #-16]
   14dc8:	ldr	r2, [fp, #-16]
   14dcc:	ldr	r1, [fp, #-12]
   14dd0:	ldr	r0, [fp, #-8]
   14dd4:	bl	15d8c <__assert_fail@plt+0x5044>
   14dd8:	mov	r3, r0
   14ddc:	mov	r0, r3
   14de0:	bl	14b90 <__assert_fail@plt+0x3e48>
   14de4:	mov	r3, r0
   14de8:	mov	r0, r3
   14dec:	sub	sp, fp, #4
   14df0:	ldr	fp, [sp]
   14df4:	add	sp, sp, #4
   14df8:	pop	{pc}		; (ldr pc, [sp], #4)
   14dfc:	str	fp, [sp, #-8]!
   14e00:	str	lr, [sp, #4]
   14e04:	add	fp, sp, #4
   14e08:	sub	sp, sp, #8
   14e0c:	str	r0, [fp, #-8]
   14e10:	str	r1, [fp, #-12]
   14e14:	ldr	r2, [fp, #-12]
   14e18:	ldr	r1, [fp, #-8]
   14e1c:	mov	r0, #0
   14e20:	bl	14d30 <__assert_fail@plt+0x3fe8>
   14e24:	mov	r3, r0
   14e28:	mov	r0, r3
   14e2c:	sub	sp, fp, #4
   14e30:	ldr	fp, [sp]
   14e34:	add	sp, sp, #4
   14e38:	pop	{pc}		; (ldr pc, [sp], #4)
   14e3c:	str	fp, [sp, #-8]!
   14e40:	str	lr, [sp, #4]
   14e44:	add	fp, sp, #4
   14e48:	sub	sp, sp, #8
   14e4c:	str	r0, [fp, #-8]
   14e50:	str	r1, [fp, #-12]
   14e54:	ldr	r2, [fp, #-12]
   14e58:	ldr	r1, [fp, #-8]
   14e5c:	mov	r0, #0
   14e60:	bl	14dac <__assert_fail@plt+0x4064>
   14e64:	mov	r3, r0
   14e68:	mov	r0, r3
   14e6c:	sub	sp, fp, #4
   14e70:	ldr	fp, [sp]
   14e74:	add	sp, sp, #4
   14e78:	pop	{pc}		; (ldr pc, [sp], #4)
   14e7c:	str	fp, [sp, #-8]!
   14e80:	str	lr, [sp, #4]
   14e84:	add	fp, sp, #4
   14e88:	sub	sp, sp, #8
   14e8c:	str	r0, [fp, #-8]
   14e90:	str	r1, [fp, #-12]
   14e94:	mov	r2, #1
   14e98:	ldr	r1, [fp, #-12]
   14e9c:	ldr	r0, [fp, #-8]
   14ea0:	bl	14ebc <__assert_fail@plt+0x4174>
   14ea4:	mov	r3, r0
   14ea8:	mov	r0, r3
   14eac:	sub	sp, fp, #4
   14eb0:	ldr	fp, [sp]
   14eb4:	add	sp, sp, #4
   14eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   14ebc:	str	fp, [sp, #-8]!
   14ec0:	str	lr, [sp, #4]
   14ec4:	add	fp, sp, #4
   14ec8:	sub	sp, sp, #24
   14ecc:	str	r0, [fp, #-16]
   14ed0:	str	r1, [fp, #-20]	; 0xffffffec
   14ed4:	str	r2, [fp, #-24]	; 0xffffffe8
   14ed8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14edc:	ldr	r3, [r3]
   14ee0:	str	r3, [fp, #-8]
   14ee4:	ldr	r3, [fp, #-16]
   14ee8:	cmp	r3, #0
   14eec:	bne	14f34 <__assert_fail@plt+0x41ec>
   14ef0:	ldr	r3, [fp, #-8]
   14ef4:	cmp	r3, #0
   14ef8:	bne	14f70 <__assert_fail@plt+0x4228>
   14efc:	mov	r2, #64	; 0x40
   14f00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14f04:	udiv	r3, r2, r3
   14f08:	str	r3, [fp, #-8]
   14f0c:	ldr	r3, [fp, #-8]
   14f10:	cmp	r3, #0
   14f14:	moveq	r3, #1
   14f18:	movne	r3, #0
   14f1c:	uxtb	r3, r3
   14f20:	mov	r2, r3
   14f24:	ldr	r3, [fp, #-8]
   14f28:	add	r3, r2, r3
   14f2c:	str	r3, [fp, #-8]
   14f30:	b	14f70 <__assert_fail@plt+0x4228>
   14f34:	ldr	r2, [fp, #-8]
   14f38:	ldr	r3, [fp, #-8]
   14f3c:	lsr	r3, r3, #1
   14f40:	add	r3, r3, #1
   14f44:	mov	r1, #0
   14f48:	adds	r3, r2, r3
   14f4c:	bcc	14f54 <__assert_fail@plt+0x420c>
   14f50:	mov	r1, #1
   14f54:	str	r3, [fp, #-8]
   14f58:	mov	r3, r1
   14f5c:	and	r3, r3, #1
   14f60:	uxtb	r3, r3
   14f64:	cmp	r3, #0
   14f68:	beq	14f70 <__assert_fail@plt+0x4228>
   14f6c:	bl	15440 <__assert_fail@plt+0x46f8>
   14f70:	ldr	r3, [fp, #-8]
   14f74:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14f78:	mov	r1, r3
   14f7c:	ldr	r0, [fp, #-16]
   14f80:	bl	14d30 <__assert_fail@plt+0x3fe8>
   14f84:	str	r0, [fp, #-16]
   14f88:	ldr	r2, [fp, #-8]
   14f8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f90:	str	r2, [r3]
   14f94:	ldr	r3, [fp, #-16]
   14f98:	mov	r0, r3
   14f9c:	sub	sp, fp, #4
   14fa0:	ldr	fp, [sp]
   14fa4:	add	sp, sp, #4
   14fa8:	pop	{pc}		; (ldr pc, [sp], #4)
   14fac:	str	fp, [sp, #-8]!
   14fb0:	str	lr, [sp, #4]
   14fb4:	add	fp, sp, #4
   14fb8:	sub	sp, sp, #32
   14fbc:	str	r0, [fp, #-24]	; 0xffffffe8
   14fc0:	str	r1, [fp, #-28]	; 0xffffffe4
   14fc4:	str	r2, [fp, #-32]	; 0xffffffe0
   14fc8:	str	r3, [fp, #-36]	; 0xffffffdc
   14fcc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14fd0:	ldr	r3, [r3]
   14fd4:	str	r3, [fp, #-8]
   14fd8:	ldr	r3, [fp, #-8]
   14fdc:	asr	r3, r3, #1
   14fe0:	mov	r1, #0
   14fe4:	ldr	r2, [fp, #-8]
   14fe8:	adds	r3, r2, r3
   14fec:	bvc	14ff4 <__assert_fail@plt+0x42ac>
   14ff0:	mov	r1, #1
   14ff4:	str	r3, [fp, #-16]
   14ff8:	mov	r3, r1
   14ffc:	and	r3, r3, #1
   15000:	uxtb	r3, r3
   15004:	cmp	r3, #0
   15008:	beq	15014 <__assert_fail@plt+0x42cc>
   1500c:	mvn	r3, #-2147483648	; 0x80000000
   15010:	str	r3, [fp, #-16]
   15014:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15018:	cmp	r3, #0
   1501c:	blt	15038 <__assert_fail@plt+0x42f0>
   15020:	ldr	r3, [fp, #-16]
   15024:	ldr	r2, [fp, #-36]	; 0xffffffdc
   15028:	cmp	r2, r3
   1502c:	bge	15038 <__assert_fail@plt+0x42f0>
   15030:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15034:	str	r3, [fp, #-16]
   15038:	ldr	r2, [fp, #-16]
   1503c:	mov	lr, #0
   15040:	ldr	r3, [fp, #4]
   15044:	smull	r2, r3, r2, r3
   15048:	mov	r0, #0
   1504c:	mov	r1, #0
   15050:	mov	r0, r3
   15054:	asr	r1, r3, #31
   15058:	asr	ip, r2, #31
   1505c:	cmp	ip, r0
   15060:	beq	15068 <__assert_fail@plt+0x4320>
   15064:	mov	lr, #1
   15068:	mov	r3, r2
   1506c:	str	r3, [fp, #-20]	; 0xffffffec
   15070:	mov	r3, lr
   15074:	and	r3, r3, #1
   15078:	uxtb	r3, r3
   1507c:	cmp	r3, #0
   15080:	beq	1508c <__assert_fail@plt+0x4344>
   15084:	mvn	r3, #-2147483648	; 0x80000000
   15088:	b	150a4 <__assert_fail@plt+0x435c>
   1508c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15090:	cmp	r3, #63	; 0x3f
   15094:	bgt	150a0 <__assert_fail@plt+0x4358>
   15098:	mov	r3, #64	; 0x40
   1509c:	b	150a4 <__assert_fail@plt+0x435c>
   150a0:	mov	r3, #0
   150a4:	str	r3, [fp, #-12]
   150a8:	ldr	r3, [fp, #-12]
   150ac:	cmp	r3, #0
   150b0:	beq	150e8 <__assert_fail@plt+0x43a0>
   150b4:	ldr	r2, [fp, #-12]
   150b8:	ldr	r3, [fp, #4]
   150bc:	sdiv	r3, r2, r3
   150c0:	str	r3, [fp, #-16]
   150c4:	ldr	r3, [fp, #-12]
   150c8:	ldr	r2, [fp, #4]
   150cc:	sdiv	r2, r3, r2
   150d0:	ldr	r1, [fp, #4]
   150d4:	mul	r2, r1, r2
   150d8:	sub	r3, r3, r2
   150dc:	ldr	r2, [fp, #-12]
   150e0:	sub	r3, r2, r3
   150e4:	str	r3, [fp, #-20]	; 0xffffffec
   150e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   150ec:	cmp	r3, #0
   150f0:	bne	15100 <__assert_fail@plt+0x43b8>
   150f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   150f8:	mov	r2, #0
   150fc:	str	r2, [r3]
   15100:	ldr	r2, [fp, #-16]
   15104:	ldr	r3, [fp, #-8]
   15108:	sub	r3, r2, r3
   1510c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15110:	cmp	r2, r3
   15114:	ble	151b4 <__assert_fail@plt+0x446c>
   15118:	mov	r1, #0
   1511c:	ldr	r2, [fp, #-8]
   15120:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15124:	adds	r3, r2, r3
   15128:	bvc	15130 <__assert_fail@plt+0x43e8>
   1512c:	mov	r1, #1
   15130:	str	r3, [fp, #-16]
   15134:	mov	r3, r1
   15138:	and	r3, r3, #1
   1513c:	uxtb	r3, r3
   15140:	cmp	r3, #0
   15144:	bne	151b0 <__assert_fail@plt+0x4468>
   15148:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1514c:	cmp	r3, #0
   15150:	blt	15164 <__assert_fail@plt+0x441c>
   15154:	ldr	r3, [fp, #-16]
   15158:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1515c:	cmp	r2, r3
   15160:	blt	151b0 <__assert_fail@plt+0x4468>
   15164:	ldr	r2, [fp, #-16]
   15168:	mov	lr, #0
   1516c:	ldr	r3, [fp, #4]
   15170:	smull	r2, r3, r2, r3
   15174:	mov	r0, #0
   15178:	mov	r1, #0
   1517c:	mov	r0, r3
   15180:	asr	r1, r3, #31
   15184:	asr	ip, r2, #31
   15188:	cmp	ip, r0
   1518c:	beq	15194 <__assert_fail@plt+0x444c>
   15190:	mov	lr, #1
   15194:	mov	r3, r2
   15198:	str	r3, [fp, #-20]	; 0xffffffec
   1519c:	mov	r3, lr
   151a0:	and	r3, r3, #1
   151a4:	uxtb	r3, r3
   151a8:	cmp	r3, #0
   151ac:	beq	151b4 <__assert_fail@plt+0x446c>
   151b0:	bl	15440 <__assert_fail@plt+0x46f8>
   151b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   151b8:	mov	r1, r3
   151bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   151c0:	bl	14c80 <__assert_fail@plt+0x3f38>
   151c4:	str	r0, [fp, #-24]	; 0xffffffe8
   151c8:	ldr	r2, [fp, #-16]
   151cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   151d0:	str	r2, [r3]
   151d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   151d8:	mov	r0, r3
   151dc:	sub	sp, fp, #4
   151e0:	ldr	fp, [sp]
   151e4:	add	sp, sp, #4
   151e8:	pop	{pc}		; (ldr pc, [sp], #4)
   151ec:	str	fp, [sp, #-8]!
   151f0:	str	lr, [sp, #4]
   151f4:	add	fp, sp, #4
   151f8:	sub	sp, sp, #8
   151fc:	str	r0, [fp, #-8]
   15200:	mov	r1, #1
   15204:	ldr	r0, [fp, #-8]
   15208:	bl	1525c <__assert_fail@plt+0x4514>
   1520c:	mov	r3, r0
   15210:	mov	r0, r3
   15214:	sub	sp, fp, #4
   15218:	ldr	fp, [sp]
   1521c:	add	sp, sp, #4
   15220:	pop	{pc}		; (ldr pc, [sp], #4)
   15224:	str	fp, [sp, #-8]!
   15228:	str	lr, [sp, #4]
   1522c:	add	fp, sp, #4
   15230:	sub	sp, sp, #8
   15234:	str	r0, [fp, #-8]
   15238:	mov	r1, #1
   1523c:	ldr	r0, [fp, #-8]
   15240:	bl	152a4 <__assert_fail@plt+0x455c>
   15244:	mov	r3, r0
   15248:	mov	r0, r3
   1524c:	sub	sp, fp, #4
   15250:	ldr	fp, [sp]
   15254:	add	sp, sp, #4
   15258:	pop	{pc}		; (ldr pc, [sp], #4)
   1525c:	str	fp, [sp, #-8]!
   15260:	str	lr, [sp, #4]
   15264:	add	fp, sp, #4
   15268:	sub	sp, sp, #8
   1526c:	str	r0, [fp, #-8]
   15270:	str	r1, [fp, #-12]
   15274:	ldr	r1, [fp, #-12]
   15278:	ldr	r0, [fp, #-8]
   1527c:	bl	15484 <__assert_fail@plt+0x473c>
   15280:	mov	r3, r0
   15284:	mov	r0, r3
   15288:	bl	14b90 <__assert_fail@plt+0x3e48>
   1528c:	mov	r3, r0
   15290:	mov	r0, r3
   15294:	sub	sp, fp, #4
   15298:	ldr	fp, [sp]
   1529c:	add	sp, sp, #4
   152a0:	pop	{pc}		; (ldr pc, [sp], #4)
   152a4:	str	fp, [sp, #-8]!
   152a8:	str	lr, [sp, #4]
   152ac:	add	fp, sp, #4
   152b0:	sub	sp, sp, #8
   152b4:	str	r0, [fp, #-8]
   152b8:	str	r1, [fp, #-12]
   152bc:	ldr	r1, [fp, #-12]
   152c0:	ldr	r0, [fp, #-8]
   152c4:	bl	15d48 <__assert_fail@plt+0x5000>
   152c8:	mov	r3, r0
   152cc:	mov	r0, r3
   152d0:	bl	14b90 <__assert_fail@plt+0x3e48>
   152d4:	mov	r3, r0
   152d8:	mov	r0, r3
   152dc:	sub	sp, fp, #4
   152e0:	ldr	fp, [sp]
   152e4:	add	sp, sp, #4
   152e8:	pop	{pc}		; (ldr pc, [sp], #4)
   152ec:	str	fp, [sp, #-8]!
   152f0:	str	lr, [sp, #4]
   152f4:	add	fp, sp, #4
   152f8:	sub	sp, sp, #8
   152fc:	str	r0, [fp, #-8]
   15300:	str	r1, [fp, #-12]
   15304:	ldr	r0, [fp, #-12]
   15308:	bl	14bcc <__assert_fail@plt+0x3e84>
   1530c:	mov	r3, r0
   15310:	ldr	r2, [fp, #-12]
   15314:	ldr	r1, [fp, #-8]
   15318:	mov	r0, r3
   1531c:	bl	10b98 <memcpy@plt>
   15320:	mov	r3, r0
   15324:	mov	r0, r3
   15328:	sub	sp, fp, #4
   1532c:	ldr	fp, [sp]
   15330:	add	sp, sp, #4
   15334:	pop	{pc}		; (ldr pc, [sp], #4)
   15338:	str	fp, [sp, #-8]!
   1533c:	str	lr, [sp, #4]
   15340:	add	fp, sp, #4
   15344:	sub	sp, sp, #8
   15348:	str	r0, [fp, #-8]
   1534c:	str	r1, [fp, #-12]
   15350:	ldr	r0, [fp, #-12]
   15354:	bl	14c0c <__assert_fail@plt+0x3ec4>
   15358:	mov	r3, r0
   1535c:	mov	r0, r3
   15360:	ldr	r3, [fp, #-12]
   15364:	mov	r2, r3
   15368:	ldr	r1, [fp, #-8]
   1536c:	bl	10b98 <memcpy@plt>
   15370:	mov	r3, r0
   15374:	mov	r0, r3
   15378:	sub	sp, fp, #4
   1537c:	ldr	fp, [sp]
   15380:	add	sp, sp, #4
   15384:	pop	{pc}		; (ldr pc, [sp], #4)
   15388:	str	fp, [sp, #-8]!
   1538c:	str	lr, [sp, #4]
   15390:	add	fp, sp, #4
   15394:	sub	sp, sp, #16
   15398:	str	r0, [fp, #-16]
   1539c:	str	r1, [fp, #-20]	; 0xffffffec
   153a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   153a4:	add	r3, r3, #1
   153a8:	mov	r0, r3
   153ac:	bl	14c0c <__assert_fail@plt+0x3ec4>
   153b0:	mov	r3, r0
   153b4:	str	r3, [fp, #-8]
   153b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   153bc:	ldr	r2, [fp, #-8]
   153c0:	add	r3, r2, r3
   153c4:	mov	r2, #0
   153c8:	strb	r2, [r3]
   153cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   153d0:	mov	r2, r3
   153d4:	ldr	r1, [fp, #-16]
   153d8:	ldr	r0, [fp, #-8]
   153dc:	bl	10b98 <memcpy@plt>
   153e0:	mov	r3, r0
   153e4:	mov	r0, r3
   153e8:	sub	sp, fp, #4
   153ec:	ldr	fp, [sp]
   153f0:	add	sp, sp, #4
   153f4:	pop	{pc}		; (ldr pc, [sp], #4)
   153f8:	str	fp, [sp, #-8]!
   153fc:	str	lr, [sp, #4]
   15400:	add	fp, sp, #4
   15404:	sub	sp, sp, #8
   15408:	str	r0, [fp, #-8]
   1540c:	ldr	r0, [fp, #-8]
   15410:	bl	10c7c <strlen@plt>
   15414:	mov	r3, r0
   15418:	add	r3, r3, #1
   1541c:	mov	r1, r3
   15420:	ldr	r0, [fp, #-8]
   15424:	bl	152ec <__assert_fail@plt+0x45a4>
   15428:	mov	r3, r0
   1542c:	mov	r0, r3
   15430:	sub	sp, fp, #4
   15434:	ldr	fp, [sp]
   15438:	add	sp, sp, #4
   1543c:	pop	{pc}		; (ldr pc, [sp], #4)
   15440:	strd	r4, [sp, #-16]!
   15444:	str	fp, [sp, #8]
   15448:	str	lr, [sp, #12]
   1544c:	add	fp, sp, #12
   15450:	movw	r3, #28880	; 0x70d0
   15454:	movt	r3, #2
   15458:	ldr	r4, [r3]
   1545c:	movw	r0, #28236	; 0x6e4c
   15460:	movt	r0, #1
   15464:	bl	10c70 <gettext@plt>
   15468:	mov	r3, r0
   1546c:	movw	r2, #28256	; 0x6e60
   15470:	movt	r2, #1
   15474:	mov	r1, #0
   15478:	mov	r0, r4
   1547c:	bl	10c10 <error@plt>
   15480:	bl	10d3c <abort@plt>
   15484:	str	fp, [sp, #-8]!
   15488:	str	lr, [sp, #4]
   1548c:	add	fp, sp, #4
   15490:	sub	sp, sp, #16
   15494:	str	r0, [fp, #-16]
   15498:	str	r1, [fp, #-20]	; 0xffffffec
   1549c:	ldr	r3, [fp, #-16]
   154a0:	cmp	r3, #0
   154a4:	beq	154b4 <__assert_fail@plt+0x476c>
   154a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   154ac:	cmp	r3, #0
   154b0:	bne	154c4 <__assert_fail@plt+0x477c>
   154b4:	mov	r3, #1
   154b8:	str	r3, [fp, #-20]	; 0xffffffec
   154bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   154c0:	str	r3, [fp, #-16]
   154c4:	mov	ip, #0
   154c8:	ldr	r2, [fp, #-16]
   154cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   154d0:	umull	r0, r1, r2, r3
   154d4:	mov	r2, #0
   154d8:	mov	r3, #0
   154dc:	mov	r2, r1
   154e0:	mov	r3, #0
   154e4:	cmp	r2, #0
   154e8:	beq	154f0 <__assert_fail@plt+0x47a8>
   154ec:	mov	ip, #1
   154f0:	cmp	r0, #0
   154f4:	bge	154fc <__assert_fail@plt+0x47b4>
   154f8:	mov	ip, #1
   154fc:	mov	r3, ip
   15500:	and	r3, r3, #1
   15504:	uxtb	r3, r3
   15508:	cmp	r3, #0
   1550c:	beq	15528 <__assert_fail@plt+0x47e0>
   15510:	bl	10c94 <__errno_location@plt>
   15514:	mov	r2, r0
   15518:	mov	r3, #12
   1551c:	str	r3, [r2]
   15520:	mov	r3, #0
   15524:	b	15540 <__assert_fail@plt+0x47f8>
   15528:	ldr	r1, [fp, #-20]	; 0xffffffec
   1552c:	ldr	r0, [fp, #-16]
   15530:	bl	10b38 <calloc@plt>
   15534:	mov	r3, r0
   15538:	str	r3, [fp, #-8]
   1553c:	ldr	r3, [fp, #-8]
   15540:	mov	r0, r3
   15544:	sub	sp, fp, #4
   15548:	ldr	fp, [sp]
   1554c:	add	sp, sp, #4
   15550:	pop	{pc}		; (ldr pc, [sp], #4)
   15554:	str	fp, [sp, #-8]!
   15558:	str	lr, [sp, #4]
   1555c:	add	fp, sp, #4
   15560:	sub	sp, sp, #16
   15564:	str	r0, [fp, #-8]
   15568:	ldr	r3, [fp, #-8]
   1556c:	ldr	r3, [r3]
   15570:	and	r3, r3, #256	; 0x100
   15574:	cmp	r3, #0
   15578:	beq	15594 <__assert_fail@plt+0x484c>
   1557c:	mov	r3, #1
   15580:	str	r3, [sp]
   15584:	mov	r2, #0
   15588:	mov	r3, #0
   1558c:	ldr	r0, [fp, #-8]
   15590:	bl	156b8 <__assert_fail@plt+0x4970>
   15594:	nop	{0}
   15598:	sub	sp, fp, #4
   1559c:	ldr	fp, [sp]
   155a0:	add	sp, sp, #4
   155a4:	pop	{pc}		; (ldr pc, [sp], #4)
   155a8:	str	fp, [sp, #-8]!
   155ac:	str	lr, [sp, #4]
   155b0:	add	fp, sp, #4
   155b4:	sub	sp, sp, #8
   155b8:	str	r0, [fp, #-8]
   155bc:	ldr	r3, [fp, #-8]
   155c0:	cmp	r3, #0
   155c4:	beq	155dc <__assert_fail@plt+0x4894>
   155c8:	ldr	r0, [fp, #-8]
   155cc:	bl	10c34 <__freading@plt>
   155d0:	mov	r3, r0
   155d4:	cmp	r3, #0
   155d8:	bne	155ec <__assert_fail@plt+0x48a4>
   155dc:	ldr	r0, [fp, #-8]
   155e0:	bl	10b68 <fflush@plt>
   155e4:	mov	r3, r0
   155e8:	b	15600 <__assert_fail@plt+0x48b8>
   155ec:	ldr	r0, [fp, #-8]
   155f0:	bl	15554 <__assert_fail@plt+0x480c>
   155f4:	ldr	r0, [fp, #-8]
   155f8:	bl	10b68 <fflush@plt>
   155fc:	mov	r3, r0
   15600:	mov	r0, r3
   15604:	sub	sp, fp, #4
   15608:	ldr	fp, [sp]
   1560c:	add	sp, sp, #4
   15610:	pop	{pc}		; (ldr pc, [sp], #4)
   15614:	str	r4, [sp, #-12]!
   15618:	str	fp, [sp, #4]
   1561c:	str	lr, [sp, #8]
   15620:	add	fp, sp, #8
   15624:	sub	sp, sp, #20
   15628:	str	r0, [fp, #-24]	; 0xffffffe8
   1562c:	bl	10c94 <__errno_location@plt>
   15630:	mov	r3, r0
   15634:	ldr	r3, [r3]
   15638:	str	r3, [fp, #-20]	; 0xffffffec
   1563c:	bl	10c94 <__errno_location@plt>
   15640:	mov	r3, r0
   15644:	ldr	r3, [r3]
   15648:	str	r3, [fp, #-16]
   1564c:	bl	10c94 <__errno_location@plt>
   15650:	mov	r2, r0
   15654:	mov	r3, #0
   15658:	str	r3, [r2]
   1565c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15660:	bl	10b74 <free@plt>
   15664:	bl	10c94 <__errno_location@plt>
   15668:	mov	r3, r0
   1566c:	ldr	r3, [r3]
   15670:	cmp	r3, #0
   15674:	moveq	r3, #1
   15678:	movne	r3, #0
   1567c:	uxtb	r3, r3
   15680:	mov	r4, r3
   15684:	bl	10c94 <__errno_location@plt>
   15688:	mov	r2, r0
   1568c:	lsl	r3, r4, #2
   15690:	sub	r1, fp, #12
   15694:	add	r3, r1, r3
   15698:	ldr	r3, [r3, #-8]
   1569c:	str	r3, [r2]
   156a0:	nop	{0}
   156a4:	sub	sp, fp, #8
   156a8:	ldr	r4, [sp]
   156ac:	ldr	fp, [sp, #4]
   156b0:	add	sp, sp, #8
   156b4:	pop	{pc}		; (ldr pc, [sp], #4)
   156b8:	str	fp, [sp, #-8]!
   156bc:	str	lr, [sp, #4]
   156c0:	add	fp, sp, #4
   156c4:	sub	sp, sp, #32
   156c8:	str	r0, [fp, #-16]
   156cc:	strd	r2, [fp, #-28]	; 0xffffffe4
   156d0:	ldr	r3, [fp, #-16]
   156d4:	ldr	r2, [r3, #8]
   156d8:	ldr	r3, [fp, #-16]
   156dc:	ldr	r3, [r3, #4]
   156e0:	cmp	r2, r3
   156e4:	bne	1577c <__assert_fail@plt+0x4a34>
   156e8:	ldr	r3, [fp, #-16]
   156ec:	ldr	r2, [r3, #20]
   156f0:	ldr	r3, [fp, #-16]
   156f4:	ldr	r3, [r3, #16]
   156f8:	cmp	r2, r3
   156fc:	bne	1577c <__assert_fail@plt+0x4a34>
   15700:	ldr	r3, [fp, #-16]
   15704:	ldr	r3, [r3, #36]	; 0x24
   15708:	cmp	r3, #0
   1570c:	bne	1577c <__assert_fail@plt+0x4a34>
   15710:	ldr	r0, [fp, #-16]
   15714:	bl	10cb8 <fileno@plt>
   15718:	mov	r1, r0
   1571c:	ldr	r3, [fp, #4]
   15720:	str	r3, [sp]
   15724:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   15728:	mov	r0, r1
   1572c:	bl	10be0 <lseek64@plt>
   15730:	strd	r0, [fp, #-12]
   15734:	ldrd	r2, [fp, #-12]
   15738:	mvn	r0, #0
   1573c:	mvn	r1, #0
   15740:	cmp	r3, r1
   15744:	cmpeq	r2, r0
   15748:	bne	15754 <__assert_fail@plt+0x4a0c>
   1574c:	mvn	r3, #0
   15750:	b	15794 <__assert_fail@plt+0x4a4c>
   15754:	ldr	r3, [fp, #-16]
   15758:	ldr	r3, [r3]
   1575c:	bic	r2, r3, #16
   15760:	ldr	r3, [fp, #-16]
   15764:	str	r2, [r3]
   15768:	ldr	r1, [fp, #-16]
   1576c:	ldrd	r2, [fp, #-12]
   15770:	strd	r2, [r1, #80]	; 0x50
   15774:	mov	r3, #0
   15778:	b	15794 <__assert_fail@plt+0x4a4c>
   1577c:	ldr	r3, [fp, #4]
   15780:	str	r3, [sp]
   15784:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   15788:	ldr	r0, [fp, #-16]
   1578c:	bl	10cd0 <fseeko64@plt>
   15790:	mov	r3, r0
   15794:	mov	r0, r3
   15798:	sub	sp, fp, #4
   1579c:	ldr	fp, [sp]
   157a0:	add	sp, sp, #4
   157a4:	pop	{pc}		; (ldr pc, [sp], #4)
   157a8:	str	fp, [sp, #-8]!
   157ac:	str	lr, [sp, #4]
   157b0:	add	fp, sp, #4
   157b4:	sub	sp, sp, #16
   157b8:	str	r0, [fp, #-16]
   157bc:	ldr	r3, [fp, #-16]
   157c0:	cmp	r3, #0
   157c4:	bne	157d0 <__assert_fail@plt+0x4a88>
   157c8:	mov	r3, #1
   157cc:	str	r3, [fp, #-16]
   157d0:	mov	r2, #0
   157d4:	ldr	r3, [fp, #-16]
   157d8:	cmp	r3, #0
   157dc:	bge	157e4 <__assert_fail@plt+0x4a9c>
   157e0:	mov	r2, #1
   157e4:	mov	r3, r2
   157e8:	and	r3, r3, #1
   157ec:	uxtb	r3, r3
   157f0:	cmp	r3, #0
   157f4:	beq	15810 <__assert_fail@plt+0x4ac8>
   157f8:	bl	10c94 <__errno_location@plt>
   157fc:	mov	r2, r0
   15800:	mov	r3, #12
   15804:	str	r3, [r2]
   15808:	mov	r3, #0
   1580c:	b	15824 <__assert_fail@plt+0x4adc>
   15810:	ldr	r0, [fp, #-16]
   15814:	bl	10c1c <malloc@plt>
   15818:	mov	r3, r0
   1581c:	str	r3, [fp, #-8]
   15820:	ldr	r3, [fp, #-8]
   15824:	mov	r0, r3
   15828:	sub	sp, fp, #4
   1582c:	ldr	fp, [sp]
   15830:	add	sp, sp, #4
   15834:	pop	{pc}		; (ldr pc, [sp], #4)
   15838:	str	fp, [sp, #-8]!
   1583c:	str	lr, [sp, #4]
   15840:	add	fp, sp, #4
   15844:	sub	sp, sp, #32
   15848:	str	r0, [fp, #-24]	; 0xffffffe8
   1584c:	str	r1, [fp, #-28]	; 0xffffffe4
   15850:	str	r2, [fp, #-32]	; 0xffffffe0
   15854:	str	r3, [fp, #-36]	; 0xffffffdc
   15858:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1585c:	cmp	r3, #0
   15860:	bne	1586c <__assert_fail@plt+0x4b24>
   15864:	sub	r3, fp, #16
   15868:	str	r3, [fp, #-24]	; 0xffffffe8
   1586c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15870:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15874:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15878:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1587c:	bl	10c04 <mbrtowc@plt>
   15880:	str	r0, [fp, #-8]
   15884:	ldr	r3, [fp, #-8]
   15888:	cmn	r3, #3
   1588c:	bls	158d8 <__assert_fail@plt+0x4b90>
   15890:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15894:	cmp	r3, #0
   15898:	beq	158d8 <__assert_fail@plt+0x4b90>
   1589c:	mov	r0, #0
   158a0:	bl	15bdc <__assert_fail@plt+0x4e94>
   158a4:	mov	r3, r0
   158a8:	eor	r3, r3, #1
   158ac:	uxtb	r3, r3
   158b0:	cmp	r3, #0
   158b4:	beq	158d8 <__assert_fail@plt+0x4b90>
   158b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   158bc:	ldrb	r3, [r3]
   158c0:	strb	r3, [fp, #-9]
   158c4:	ldrb	r2, [fp, #-9]
   158c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   158cc:	str	r2, [r3]
   158d0:	mov	r3, #1
   158d4:	b	158dc <__assert_fail@plt+0x4b94>
   158d8:	ldr	r3, [fp, #-8]
   158dc:	mov	r0, r3
   158e0:	sub	sp, fp, #4
   158e4:	ldr	fp, [sp]
   158e8:	add	sp, sp, #4
   158ec:	pop	{pc}		; (ldr pc, [sp], #4)
   158f0:	str	fp, [sp, #-8]!
   158f4:	str	lr, [sp, #4]
   158f8:	add	fp, sp, #4
   158fc:	sub	sp, sp, #16
   15900:	str	r0, [fp, #-16]
   15904:	str	r1, [fp, #-20]	; 0xffffffec
   15908:	ldr	r3, [fp, #-16]
   1590c:	cmp	r3, #0
   15910:	bne	15924 <__assert_fail@plt+0x4bdc>
   15914:	ldr	r0, [fp, #-20]	; 0xffffffec
   15918:	bl	157a8 <__assert_fail@plt+0x4a60>
   1591c:	mov	r3, r0
   15920:	b	15994 <__assert_fail@plt+0x4c4c>
   15924:	ldr	r3, [fp, #-20]	; 0xffffffec
   15928:	cmp	r3, #0
   1592c:	bne	15940 <__assert_fail@plt+0x4bf8>
   15930:	ldr	r0, [fp, #-16]
   15934:	bl	15614 <__assert_fail@plt+0x48cc>
   15938:	mov	r3, #0
   1593c:	b	15994 <__assert_fail@plt+0x4c4c>
   15940:	mov	r2, #0
   15944:	ldr	r3, [fp, #-20]	; 0xffffffec
   15948:	cmp	r3, #0
   1594c:	bge	15954 <__assert_fail@plt+0x4c0c>
   15950:	mov	r2, #1
   15954:	mov	r3, r2
   15958:	and	r3, r3, #1
   1595c:	uxtb	r3, r3
   15960:	cmp	r3, #0
   15964:	beq	15980 <__assert_fail@plt+0x4c38>
   15968:	bl	10c94 <__errno_location@plt>
   1596c:	mov	r2, r0
   15970:	mov	r3, #12
   15974:	str	r3, [r2]
   15978:	mov	r3, #0
   1597c:	b	15994 <__assert_fail@plt+0x4c4c>
   15980:	ldr	r1, [fp, #-20]	; 0xffffffec
   15984:	ldr	r0, [fp, #-16]
   15988:	bl	10bbc <realloc@plt>
   1598c:	str	r0, [fp, #-8]
   15990:	ldr	r3, [fp, #-8]
   15994:	mov	r0, r3
   15998:	sub	sp, fp, #4
   1599c:	ldr	fp, [sp]
   159a0:	add	sp, sp, #4
   159a4:	pop	{pc}		; (ldr pc, [sp], #4)
   159a8:	str	fp, [sp, #-8]!
   159ac:	str	lr, [sp, #4]
   159b0:	add	fp, sp, #4
   159b4:	sub	sp, sp, #24
   159b8:	str	r0, [fp, #-16]
   159bc:	str	r1, [fp, #-20]	; 0xffffffec
   159c0:	str	r2, [fp, #-24]	; 0xffffffe8
   159c4:	mov	ip, #0
   159c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   159cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   159d0:	umull	r0, r1, r2, r3
   159d4:	mov	r2, #0
   159d8:	mov	r3, #0
   159dc:	mov	r2, r1
   159e0:	mov	r3, #0
   159e4:	cmp	r2, #0
   159e8:	beq	159f0 <__assert_fail@plt+0x4ca8>
   159ec:	mov	ip, #1
   159f0:	mov	r3, r0
   159f4:	str	r3, [fp, #-8]
   159f8:	mov	r3, ip
   159fc:	and	r3, r3, #1
   15a00:	uxtb	r3, r3
   15a04:	cmp	r3, #0
   15a08:	beq	15a24 <__assert_fail@plt+0x4cdc>
   15a0c:	bl	10c94 <__errno_location@plt>
   15a10:	mov	r2, r0
   15a14:	mov	r3, #12
   15a18:	str	r3, [r2]
   15a1c:	mov	r3, #0
   15a20:	b	15a38 <__assert_fail@plt+0x4cf0>
   15a24:	ldr	r3, [fp, #-8]
   15a28:	mov	r1, r3
   15a2c:	ldr	r0, [fp, #-16]
   15a30:	bl	158f0 <__assert_fail@plt+0x4ba8>
   15a34:	mov	r3, r0
   15a38:	mov	r0, r3
   15a3c:	sub	sp, fp, #4
   15a40:	ldr	fp, [sp]
   15a44:	add	sp, sp, #4
   15a48:	pop	{pc}		; (ldr pc, [sp], #4)
   15a4c:	strd	r4, [sp, #-16]!
   15a50:	str	fp, [sp, #8]
   15a54:	str	lr, [sp, #12]
   15a58:	add	fp, sp, #12
   15a5c:	sub	sp, sp, #16
   15a60:	str	r0, [fp, #-24]	; 0xffffffe8
   15a64:	str	r1, [fp, #-28]	; 0xffffffe4
   15a68:	ldr	r5, [fp, #-24]	; 0xffffffe8
   15a6c:	ldr	r4, [fp, #-28]	; 0xffffffe4
   15a70:	cmp	r5, r4
   15a74:	bne	15a80 <__assert_fail@plt+0x4d38>
   15a78:	mov	r3, #0
   15a7c:	b	15ae0 <__assert_fail@plt+0x4d98>
   15a80:	ldrb	r3, [r5]
   15a84:	mov	r0, r3
   15a88:	bl	164a4 <__assert_fail@plt+0x575c>
   15a8c:	mov	r3, r0
   15a90:	strb	r3, [fp, #-13]
   15a94:	ldrb	r3, [r4]
   15a98:	mov	r0, r3
   15a9c:	bl	164a4 <__assert_fail@plt+0x575c>
   15aa0:	mov	r3, r0
   15aa4:	strb	r3, [fp, #-14]
   15aa8:	ldrb	r3, [fp, #-13]
   15aac:	cmp	r3, #0
   15ab0:	beq	15ad0 <__assert_fail@plt+0x4d88>
   15ab4:	add	r5, r5, #1
   15ab8:	add	r4, r4, #1
   15abc:	ldrb	r2, [fp, #-13]
   15ac0:	ldrb	r3, [fp, #-14]
   15ac4:	cmp	r2, r3
   15ac8:	beq	15a80 <__assert_fail@plt+0x4d38>
   15acc:	b	15ad4 <__assert_fail@plt+0x4d8c>
   15ad0:	nop	{0}
   15ad4:	ldrb	r2, [fp, #-13]
   15ad8:	ldrb	r3, [fp, #-14]
   15adc:	sub	r3, r2, r3
   15ae0:	mov	r0, r3
   15ae4:	sub	sp, fp, #12
   15ae8:	ldrd	r4, [sp]
   15aec:	ldr	fp, [sp, #8]
   15af0:	add	sp, sp, #12
   15af4:	pop	{pc}		; (ldr pc, [sp], #4)
   15af8:	str	fp, [sp, #-8]!
   15afc:	str	lr, [sp, #4]
   15b00:	add	fp, sp, #4
   15b04:	sub	sp, sp, #16
   15b08:	str	r0, [fp, #-16]
   15b0c:	ldr	r0, [fp, #-16]
   15b10:	bl	10bf8 <__fpending@plt>
   15b14:	mov	r3, r0
   15b18:	cmp	r3, #0
   15b1c:	movne	r3, #1
   15b20:	moveq	r3, #0
   15b24:	strb	r3, [fp, #-5]
   15b28:	ldr	r0, [fp, #-16]
   15b2c:	bl	10b80 <ferror@plt>
   15b30:	mov	r3, r0
   15b34:	cmp	r3, #0
   15b38:	movne	r3, #1
   15b3c:	moveq	r3, #0
   15b40:	strb	r3, [fp, #-6]
   15b44:	ldr	r0, [fp, #-16]
   15b48:	bl	10cc4 <fclose@plt>
   15b4c:	mov	r3, r0
   15b50:	cmp	r3, #0
   15b54:	movne	r3, #1
   15b58:	moveq	r3, #0
   15b5c:	strb	r3, [fp, #-7]
   15b60:	ldrb	r3, [fp, #-6]
   15b64:	cmp	r3, #0
   15b68:	bne	15b98 <__assert_fail@plt+0x4e50>
   15b6c:	ldrb	r3, [fp, #-7]
   15b70:	cmp	r3, #0
   15b74:	beq	15bc4 <__assert_fail@plt+0x4e7c>
   15b78:	ldrb	r3, [fp, #-5]
   15b7c:	cmp	r3, #0
   15b80:	bne	15b98 <__assert_fail@plt+0x4e50>
   15b84:	bl	10c94 <__errno_location@plt>
   15b88:	mov	r3, r0
   15b8c:	ldr	r3, [r3]
   15b90:	cmp	r3, #9
   15b94:	beq	15bc4 <__assert_fail@plt+0x4e7c>
   15b98:	ldrb	r3, [fp, #-7]
   15b9c:	eor	r3, r3, #1
   15ba0:	uxtb	r3, r3
   15ba4:	cmp	r3, #0
   15ba8:	beq	15bbc <__assert_fail@plt+0x4e74>
   15bac:	bl	10c94 <__errno_location@plt>
   15bb0:	mov	r2, r0
   15bb4:	mov	r3, #0
   15bb8:	str	r3, [r2]
   15bbc:	mvn	r3, #0
   15bc0:	b	15bc8 <__assert_fail@plt+0x4e80>
   15bc4:	mov	r3, #0
   15bc8:	mov	r0, r3
   15bcc:	sub	sp, fp, #4
   15bd0:	ldr	fp, [sp]
   15bd4:	add	sp, sp, #4
   15bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   15bdc:	str	fp, [sp, #-8]!
   15be0:	str	lr, [sp, #4]
   15be4:	add	fp, sp, #4
   15be8:	sub	sp, sp, #272	; 0x110
   15bec:	str	r0, [fp, #-272]	; 0xfffffef0
   15bf0:	sub	r3, fp, #264	; 0x108
   15bf4:	movw	r2, #257	; 0x101
   15bf8:	mov	r1, r3
   15bfc:	ldr	r0, [fp, #-272]	; 0xfffffef0
   15c00:	bl	15f84 <__assert_fail@plt+0x523c>
   15c04:	mov	r3, r0
   15c08:	cmp	r3, #0
   15c0c:	beq	15c18 <__assert_fail@plt+0x4ed0>
   15c10:	mov	r3, #0
   15c14:	b	15c6c <__assert_fail@plt+0x4f24>
   15c18:	sub	r3, fp, #264	; 0x108
   15c1c:	movw	r1, #28260	; 0x6e64
   15c20:	movt	r1, #1
   15c24:	mov	r0, r3
   15c28:	bl	10b44 <strcmp@plt>
   15c2c:	mov	r3, r0
   15c30:	cmp	r3, #0
   15c34:	beq	15c60 <__assert_fail@plt+0x4f18>
   15c38:	sub	r3, fp, #264	; 0x108
   15c3c:	movw	r1, #28264	; 0x6e68
   15c40:	movt	r1, #1
   15c44:	mov	r0, r3
   15c48:	bl	10b44 <strcmp@plt>
   15c4c:	mov	r3, r0
   15c50:	cmp	r3, #0
   15c54:	beq	15c60 <__assert_fail@plt+0x4f18>
   15c58:	mov	r3, #1
   15c5c:	b	15c64 <__assert_fail@plt+0x4f1c>
   15c60:	mov	r3, #0
   15c64:	and	r3, r3, #1
   15c68:	uxtb	r3, r3
   15c6c:	mov	r0, r3
   15c70:	sub	sp, fp, #4
   15c74:	ldr	fp, [sp]
   15c78:	add	sp, sp, #4
   15c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   15c80:	str	fp, [sp, #-8]!
   15c84:	str	lr, [sp, #4]
   15c88:	add	fp, sp, #4
   15c8c:	bl	10c94 <__errno_location@plt>
   15c90:	mov	r2, r0
   15c94:	mov	r3, #12
   15c98:	str	r3, [r2]
   15c9c:	mov	r3, #0
   15ca0:	mov	r0, r3
   15ca4:	sub	sp, fp, #4
   15ca8:	ldr	fp, [sp]
   15cac:	add	sp, sp, #4
   15cb0:	pop	{pc}		; (ldr pc, [sp], #4)
   15cb4:	str	fp, [sp, #-8]!
   15cb8:	str	lr, [sp, #4]
   15cbc:	add	fp, sp, #4
   15cc0:	sub	sp, sp, #8
   15cc4:	str	r0, [fp, #-8]
   15cc8:	ldr	r3, [fp, #-8]
   15ccc:	mov	r0, r3
   15cd0:	bl	157a8 <__assert_fail@plt+0x4a60>
   15cd4:	mov	r3, r0
   15cd8:	mov	r0, r3
   15cdc:	sub	sp, fp, #4
   15ce0:	ldr	fp, [sp]
   15ce4:	add	sp, sp, #4
   15ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   15cec:	str	fp, [sp, #-8]!
   15cf0:	str	lr, [sp, #4]
   15cf4:	add	fp, sp, #4
   15cf8:	sub	sp, sp, #8
   15cfc:	str	r0, [fp, #-8]
   15d00:	str	r1, [fp, #-12]
   15d04:	ldr	r3, [fp, #-12]
   15d08:	cmp	r3, #0
   15d0c:	moveq	r3, #1
   15d10:	movne	r3, #0
   15d14:	uxtb	r3, r3
   15d18:	mov	r2, r3
   15d1c:	ldr	r3, [fp, #-12]
   15d20:	orr	r3, r2, r3
   15d24:	mov	r1, r3
   15d28:	ldr	r0, [fp, #-8]
   15d2c:	bl	158f0 <__assert_fail@plt+0x4ba8>
   15d30:	mov	r3, r0
   15d34:	mov	r0, r3
   15d38:	sub	sp, fp, #4
   15d3c:	ldr	fp, [sp]
   15d40:	add	sp, sp, #4
   15d44:	pop	{pc}		; (ldr pc, [sp], #4)
   15d48:	str	fp, [sp, #-8]!
   15d4c:	str	lr, [sp, #4]
   15d50:	add	fp, sp, #4
   15d54:	sub	sp, sp, #8
   15d58:	str	r0, [fp, #-8]
   15d5c:	str	r1, [fp, #-12]
   15d60:	ldr	r3, [fp, #-8]
   15d64:	ldr	r2, [fp, #-12]
   15d68:	mov	r1, r2
   15d6c:	mov	r0, r3
   15d70:	bl	15484 <__assert_fail@plt+0x473c>
   15d74:	mov	r3, r0
   15d78:	mov	r0, r3
   15d7c:	sub	sp, fp, #4
   15d80:	ldr	fp, [sp]
   15d84:	add	sp, sp, #4
   15d88:	pop	{pc}		; (ldr pc, [sp], #4)
   15d8c:	str	fp, [sp, #-8]!
   15d90:	str	lr, [sp, #4]
   15d94:	add	fp, sp, #4
   15d98:	sub	sp, sp, #16
   15d9c:	str	r0, [fp, #-8]
   15da0:	str	r1, [fp, #-12]
   15da4:	str	r2, [fp, #-16]
   15da8:	ldr	r3, [fp, #-12]
   15dac:	cmp	r3, #0
   15db0:	beq	15dc0 <__assert_fail@plt+0x5078>
   15db4:	ldr	r3, [fp, #-16]
   15db8:	cmp	r3, #0
   15dbc:	bne	15dd0 <__assert_fail@plt+0x5088>
   15dc0:	mov	r3, #1
   15dc4:	str	r3, [fp, #-16]
   15dc8:	ldr	r3, [fp, #-16]
   15dcc:	str	r3, [fp, #-12]
   15dd0:	ldr	r3, [fp, #-12]
   15dd4:	ldr	r2, [fp, #-16]
   15dd8:	mov	r1, r3
   15ddc:	ldr	r0, [fp, #-8]
   15de0:	bl	159a8 <__assert_fail@plt+0x4c60>
   15de4:	mov	r3, r0
   15de8:	mov	r0, r3
   15dec:	sub	sp, fp, #4
   15df0:	ldr	fp, [sp]
   15df4:	add	sp, sp, #4
   15df8:	pop	{pc}		; (ldr pc, [sp], #4)
   15dfc:	str	fp, [sp, #-8]!
   15e00:	str	lr, [sp, #4]
   15e04:	add	fp, sp, #4
   15e08:	sub	sp, sp, #8
   15e0c:	mov	r0, #14
   15e10:	bl	10cf4 <nl_langinfo@plt>
   15e14:	str	r0, [fp, #-8]
   15e18:	ldr	r3, [fp, #-8]
   15e1c:	cmp	r3, #0
   15e20:	bne	15e30 <__assert_fail@plt+0x50e8>
   15e24:	movw	r3, #28272	; 0x6e70
   15e28:	movt	r3, #1
   15e2c:	str	r3, [fp, #-8]
   15e30:	ldr	r3, [fp, #-8]
   15e34:	ldrb	r3, [r3]
   15e38:	cmp	r3, #0
   15e3c:	bne	15e4c <__assert_fail@plt+0x5104>
   15e40:	movw	r3, #28276	; 0x6e74
   15e44:	movt	r3, #1
   15e48:	str	r3, [fp, #-8]
   15e4c:	ldr	r3, [fp, #-8]
   15e50:	mov	r0, r3
   15e54:	sub	sp, fp, #4
   15e58:	ldr	fp, [sp]
   15e5c:	add	sp, sp, #4
   15e60:	pop	{pc}		; (ldr pc, [sp], #4)
   15e64:	str	fp, [sp, #-8]!
   15e68:	str	lr, [sp, #4]
   15e6c:	add	fp, sp, #4
   15e70:	sub	sp, sp, #16
   15e74:	str	r0, [fp, #-16]
   15e78:	mov	r1, #0
   15e7c:	ldr	r0, [fp, #-16]
   15e80:	bl	10cdc <setlocale@plt>
   15e84:	str	r0, [fp, #-8]
   15e88:	ldr	r3, [fp, #-8]
   15e8c:	mov	r0, r3
   15e90:	sub	sp, fp, #4
   15e94:	ldr	fp, [sp]
   15e98:	add	sp, sp, #4
   15e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   15ea0:	str	fp, [sp, #-8]!
   15ea4:	str	lr, [sp, #4]
   15ea8:	add	fp, sp, #4
   15eac:	sub	sp, sp, #24
   15eb0:	str	r0, [fp, #-16]
   15eb4:	str	r1, [fp, #-20]	; 0xffffffec
   15eb8:	str	r2, [fp, #-24]	; 0xffffffe8
   15ebc:	ldr	r0, [fp, #-16]
   15ec0:	bl	15e64 <__assert_fail@plt+0x511c>
   15ec4:	str	r0, [fp, #-8]
   15ec8:	ldr	r3, [fp, #-8]
   15ecc:	cmp	r3, #0
   15ed0:	bne	15ef4 <__assert_fail@plt+0x51ac>
   15ed4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15ed8:	cmp	r3, #0
   15edc:	beq	15eec <__assert_fail@plt+0x51a4>
   15ee0:	ldr	r3, [fp, #-20]	; 0xffffffec
   15ee4:	mov	r2, #0
   15ee8:	strb	r2, [r3]
   15eec:	mov	r3, #22
   15ef0:	b	15f70 <__assert_fail@plt+0x5228>
   15ef4:	ldr	r0, [fp, #-8]
   15ef8:	bl	10c7c <strlen@plt>
   15efc:	str	r0, [fp, #-12]
   15f00:	ldr	r2, [fp, #-12]
   15f04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f08:	cmp	r2, r3
   15f0c:	bcs	15f30 <__assert_fail@plt+0x51e8>
   15f10:	ldr	r3, [fp, #-12]
   15f14:	add	r3, r3, #1
   15f18:	mov	r2, r3
   15f1c:	ldr	r1, [fp, #-8]
   15f20:	ldr	r0, [fp, #-20]	; 0xffffffec
   15f24:	bl	10b98 <memcpy@plt>
   15f28:	mov	r3, #0
   15f2c:	b	15f70 <__assert_fail@plt+0x5228>
   15f30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f34:	cmp	r3, #0
   15f38:	beq	15f6c <__assert_fail@plt+0x5224>
   15f3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f40:	sub	r3, r3, #1
   15f44:	mov	r2, r3
   15f48:	ldr	r1, [fp, #-8]
   15f4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15f50:	bl	10b98 <memcpy@plt>
   15f54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f58:	sub	r3, r3, #1
   15f5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15f60:	add	r3, r2, r3
   15f64:	mov	r2, #0
   15f68:	strb	r2, [r3]
   15f6c:	mov	r3, #34	; 0x22
   15f70:	mov	r0, r3
   15f74:	sub	sp, fp, #4
   15f78:	ldr	fp, [sp]
   15f7c:	add	sp, sp, #4
   15f80:	pop	{pc}		; (ldr pc, [sp], #4)
   15f84:	str	fp, [sp, #-8]!
   15f88:	str	lr, [sp, #4]
   15f8c:	add	fp, sp, #4
   15f90:	sub	sp, sp, #16
   15f94:	str	r0, [fp, #-8]
   15f98:	str	r1, [fp, #-12]
   15f9c:	str	r2, [fp, #-16]
   15fa0:	ldr	r2, [fp, #-16]
   15fa4:	ldr	r1, [fp, #-12]
   15fa8:	ldr	r0, [fp, #-8]
   15fac:	bl	15ea0 <__assert_fail@plt+0x5158>
   15fb0:	mov	r3, r0
   15fb4:	mov	r0, r3
   15fb8:	sub	sp, fp, #4
   15fbc:	ldr	fp, [sp]
   15fc0:	add	sp, sp, #4
   15fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   15fc8:	str	fp, [sp, #-8]!
   15fcc:	str	lr, [sp, #4]
   15fd0:	add	fp, sp, #4
   15fd4:	sub	sp, sp, #8
   15fd8:	str	r0, [fp, #-8]
   15fdc:	ldr	r0, [fp, #-8]
   15fe0:	bl	15e64 <__assert_fail@plt+0x511c>
   15fe4:	mov	r3, r0
   15fe8:	mov	r0, r3
   15fec:	sub	sp, fp, #4
   15ff0:	ldr	fp, [sp]
   15ff4:	add	sp, sp, #4
   15ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   15ffc:	push	{fp}		; (str fp, [sp, #-4]!)
   16000:	add	fp, sp, #0
   16004:	sub	sp, sp, #12
   16008:	str	r0, [fp, #-8]
   1600c:	ldr	r3, [fp, #-8]
   16010:	cmp	r3, #90	; 0x5a
   16014:	bgt	16038 <__assert_fail@plt+0x52f0>
   16018:	ldr	r3, [fp, #-8]
   1601c:	cmp	r3, #65	; 0x41
   16020:	bge	16048 <__assert_fail@plt+0x5300>
   16024:	ldr	r3, [fp, #-8]
   16028:	sub	r3, r3, #48	; 0x30
   1602c:	cmp	r3, #9
   16030:	bhi	16050 <__assert_fail@plt+0x5308>
   16034:	b	16048 <__assert_fail@plt+0x5300>
   16038:	ldr	r3, [fp, #-8]
   1603c:	sub	r3, r3, #97	; 0x61
   16040:	cmp	r3, #25
   16044:	bhi	16050 <__assert_fail@plt+0x5308>
   16048:	mov	r3, #1
   1604c:	b	16054 <__assert_fail@plt+0x530c>
   16050:	mov	r3, #0
   16054:	mov	r0, r3
   16058:	add	sp, fp, #0
   1605c:	pop	{fp}		; (ldr fp, [sp], #4)
   16060:	bx	lr
   16064:	push	{fp}		; (str fp, [sp, #-4]!)
   16068:	add	fp, sp, #0
   1606c:	sub	sp, sp, #12
   16070:	str	r0, [fp, #-8]
   16074:	ldr	r3, [fp, #-8]
   16078:	cmp	r3, #65	; 0x41
   1607c:	blt	160a4 <__assert_fail@plt+0x535c>
   16080:	ldr	r3, [fp, #-8]
   16084:	cmp	r3, #90	; 0x5a
   16088:	ble	1609c <__assert_fail@plt+0x5354>
   1608c:	ldr	r3, [fp, #-8]
   16090:	sub	r3, r3, #97	; 0x61
   16094:	cmp	r3, #25
   16098:	bhi	160a4 <__assert_fail@plt+0x535c>
   1609c:	mov	r3, #1
   160a0:	b	160a8 <__assert_fail@plt+0x5360>
   160a4:	mov	r3, #0
   160a8:	mov	r0, r3
   160ac:	add	sp, fp, #0
   160b0:	pop	{fp}		; (ldr fp, [sp], #4)
   160b4:	bx	lr
   160b8:	push	{fp}		; (str fp, [sp, #-4]!)
   160bc:	add	fp, sp, #0
   160c0:	sub	sp, sp, #12
   160c4:	str	r0, [fp, #-8]
   160c8:	ldr	r3, [fp, #-8]
   160cc:	cmp	r3, #127	; 0x7f
   160d0:	bhi	160dc <__assert_fail@plt+0x5394>
   160d4:	mov	r3, #1
   160d8:	b	160e0 <__assert_fail@plt+0x5398>
   160dc:	mov	r3, #0
   160e0:	mov	r0, r3
   160e4:	add	sp, fp, #0
   160e8:	pop	{fp}		; (ldr fp, [sp], #4)
   160ec:	bx	lr
   160f0:	push	{fp}		; (str fp, [sp, #-4]!)
   160f4:	add	fp, sp, #0
   160f8:	sub	sp, sp, #12
   160fc:	str	r0, [fp, #-8]
   16100:	ldr	r3, [fp, #-8]
   16104:	cmp	r3, #32
   16108:	beq	16118 <__assert_fail@plt+0x53d0>
   1610c:	ldr	r3, [fp, #-8]
   16110:	cmp	r3, #9
   16114:	bne	16120 <__assert_fail@plt+0x53d8>
   16118:	mov	r3, #1
   1611c:	b	16124 <__assert_fail@plt+0x53dc>
   16120:	mov	r3, #0
   16124:	and	r3, r3, #1
   16128:	uxtb	r3, r3
   1612c:	mov	r0, r3
   16130:	add	sp, fp, #0
   16134:	pop	{fp}		; (ldr fp, [sp], #4)
   16138:	bx	lr
   1613c:	push	{fp}		; (str fp, [sp, #-4]!)
   16140:	add	fp, sp, #0
   16144:	sub	sp, sp, #12
   16148:	str	r0, [fp, #-8]
   1614c:	ldr	r3, [fp, #-8]
   16150:	cmp	r3, #0
   16154:	blt	16178 <__assert_fail@plt+0x5430>
   16158:	ldr	r3, [fp, #-8]
   1615c:	cmp	r3, #31
   16160:	ble	16170 <__assert_fail@plt+0x5428>
   16164:	ldr	r3, [fp, #-8]
   16168:	cmp	r3, #127	; 0x7f
   1616c:	bne	16178 <__assert_fail@plt+0x5430>
   16170:	mov	r3, #1
   16174:	b	1617c <__assert_fail@plt+0x5434>
   16178:	mov	r3, #0
   1617c:	mov	r0, r3
   16180:	add	sp, fp, #0
   16184:	pop	{fp}		; (ldr fp, [sp], #4)
   16188:	bx	lr
   1618c:	push	{fp}		; (str fp, [sp, #-4]!)
   16190:	add	fp, sp, #0
   16194:	sub	sp, sp, #12
   16198:	str	r0, [fp, #-8]
   1619c:	ldr	r3, [fp, #-8]
   161a0:	sub	r3, r3, #48	; 0x30
   161a4:	cmp	r3, #9
   161a8:	bhi	161b4 <__assert_fail@plt+0x546c>
   161ac:	mov	r3, #1
   161b0:	b	161b8 <__assert_fail@plt+0x5470>
   161b4:	mov	r3, #0
   161b8:	mov	r0, r3
   161bc:	add	sp, fp, #0
   161c0:	pop	{fp}		; (ldr fp, [sp], #4)
   161c4:	bx	lr
   161c8:	push	{fp}		; (str fp, [sp, #-4]!)
   161cc:	add	fp, sp, #0
   161d0:	sub	sp, sp, #12
   161d4:	str	r0, [fp, #-8]
   161d8:	ldr	r3, [fp, #-8]
   161dc:	sub	r3, r3, #33	; 0x21
   161e0:	cmp	r3, #93	; 0x5d
   161e4:	bhi	161f0 <__assert_fail@plt+0x54a8>
   161e8:	mov	r3, #1
   161ec:	b	161f4 <__assert_fail@plt+0x54ac>
   161f0:	mov	r3, #0
   161f4:	mov	r0, r3
   161f8:	add	sp, fp, #0
   161fc:	pop	{fp}		; (ldr fp, [sp], #4)
   16200:	bx	lr
   16204:	push	{fp}		; (str fp, [sp, #-4]!)
   16208:	add	fp, sp, #0
   1620c:	sub	sp, sp, #12
   16210:	str	r0, [fp, #-8]
   16214:	ldr	r3, [fp, #-8]
   16218:	sub	r3, r3, #97	; 0x61
   1621c:	cmp	r3, #25
   16220:	bhi	1622c <__assert_fail@plt+0x54e4>
   16224:	mov	r3, #1
   16228:	b	16230 <__assert_fail@plt+0x54e8>
   1622c:	mov	r3, #0
   16230:	mov	r0, r3
   16234:	add	sp, fp, #0
   16238:	pop	{fp}		; (ldr fp, [sp], #4)
   1623c:	bx	lr
   16240:	push	{fp}		; (str fp, [sp, #-4]!)
   16244:	add	fp, sp, #0
   16248:	sub	sp, sp, #12
   1624c:	str	r0, [fp, #-8]
   16250:	ldr	r3, [fp, #-8]
   16254:	sub	r3, r3, #32
   16258:	cmp	r3, #94	; 0x5e
   1625c:	bhi	16268 <__assert_fail@plt+0x5520>
   16260:	mov	r3, #1
   16264:	b	1626c <__assert_fail@plt+0x5524>
   16268:	mov	r3, #0
   1626c:	mov	r0, r3
   16270:	add	sp, fp, #0
   16274:	pop	{fp}		; (ldr fp, [sp], #4)
   16278:	bx	lr
   1627c:	push	{fp}		; (str fp, [sp, #-4]!)
   16280:	add	fp, sp, #0
   16284:	sub	sp, sp, #12
   16288:	str	r0, [fp, #-8]
   1628c:	ldr	r3, [fp, #-8]
   16290:	cmp	r3, #64	; 0x40
   16294:	bgt	162b8 <__assert_fail@plt+0x5570>
   16298:	ldr	r3, [fp, #-8]
   1629c:	cmp	r3, #58	; 0x3a
   162a0:	bge	162e0 <__assert_fail@plt+0x5598>
   162a4:	ldr	r3, [fp, #-8]
   162a8:	sub	r3, r3, #33	; 0x21
   162ac:	cmp	r3, #14
   162b0:	bhi	162e8 <__assert_fail@plt+0x55a0>
   162b4:	b	162e0 <__assert_fail@plt+0x5598>
   162b8:	ldr	r3, [fp, #-8]
   162bc:	cmp	r3, #91	; 0x5b
   162c0:	blt	162e8 <__assert_fail@plt+0x55a0>
   162c4:	ldr	r3, [fp, #-8]
   162c8:	cmp	r3, #96	; 0x60
   162cc:	ble	162e0 <__assert_fail@plt+0x5598>
   162d0:	ldr	r3, [fp, #-8]
   162d4:	sub	r3, r3, #123	; 0x7b
   162d8:	cmp	r3, #3
   162dc:	bhi	162e8 <__assert_fail@plt+0x55a0>
   162e0:	mov	r3, #1
   162e4:	b	162ec <__assert_fail@plt+0x55a4>
   162e8:	mov	r3, #0
   162ec:	mov	r0, r3
   162f0:	add	sp, fp, #0
   162f4:	pop	{fp}		; (ldr fp, [sp], #4)
   162f8:	bx	lr
   162fc:	push	{fp}		; (str fp, [sp, #-4]!)
   16300:	add	fp, sp, #0
   16304:	sub	sp, sp, #12
   16308:	str	r0, [fp, #-8]
   1630c:	ldr	r3, [fp, #-8]
   16310:	cmp	r3, #9
   16314:	blt	16338 <__assert_fail@plt+0x55f0>
   16318:	ldr	r3, [fp, #-8]
   1631c:	cmp	r3, #13
   16320:	ble	16330 <__assert_fail@plt+0x55e8>
   16324:	ldr	r3, [fp, #-8]
   16328:	cmp	r3, #32
   1632c:	bne	16338 <__assert_fail@plt+0x55f0>
   16330:	mov	r3, #1
   16334:	b	1633c <__assert_fail@plt+0x55f4>
   16338:	mov	r3, #0
   1633c:	mov	r0, r3
   16340:	add	sp, fp, #0
   16344:	pop	{fp}		; (ldr fp, [sp], #4)
   16348:	bx	lr
   1634c:	push	{fp}		; (str fp, [sp, #-4]!)
   16350:	add	fp, sp, #0
   16354:	sub	sp, sp, #12
   16358:	str	r0, [fp, #-8]
   1635c:	ldr	r3, [fp, #-8]
   16360:	sub	r3, r3, #65	; 0x41
   16364:	cmp	r3, #25
   16368:	bhi	16374 <__assert_fail@plt+0x562c>
   1636c:	mov	r3, #1
   16370:	b	16378 <__assert_fail@plt+0x5630>
   16374:	mov	r3, #0
   16378:	mov	r0, r3
   1637c:	add	sp, fp, #0
   16380:	pop	{fp}		; (ldr fp, [sp], #4)
   16384:	bx	lr
   16388:	push	{fp}		; (str fp, [sp, #-4]!)
   1638c:	add	fp, sp, #0
   16390:	sub	sp, sp, #12
   16394:	str	r0, [fp, #-8]
   16398:	ldr	r3, [fp, #-8]
   1639c:	sub	r3, r3, #48	; 0x30
   163a0:	cmp	r3, #54	; 0x36
   163a4:	ldrls	pc, [pc, r3, lsl #2]
   163a8:	b	16490 <__assert_fail@plt+0x5748>
   163ac:	andeq	r6, r1, r8, lsl #9
   163b0:	andeq	r6, r1, r8, lsl #9
   163b4:	andeq	r6, r1, r8, lsl #9
   163b8:	andeq	r6, r1, r8, lsl #9
   163bc:	andeq	r6, r1, r8, lsl #9
   163c0:	andeq	r6, r1, r8, lsl #9
   163c4:	andeq	r6, r1, r8, lsl #9
   163c8:	andeq	r6, r1, r8, lsl #9
   163cc:	andeq	r6, r1, r8, lsl #9
   163d0:	andeq	r6, r1, r8, lsl #9
   163d4:	muleq	r1, r0, r4
   163d8:	muleq	r1, r0, r4
   163dc:	muleq	r1, r0, r4
   163e0:	muleq	r1, r0, r4
   163e4:	muleq	r1, r0, r4
   163e8:	muleq	r1, r0, r4
   163ec:	muleq	r1, r0, r4
   163f0:	andeq	r6, r1, r8, lsl #9
   163f4:	andeq	r6, r1, r8, lsl #9
   163f8:	andeq	r6, r1, r8, lsl #9
   163fc:	andeq	r6, r1, r8, lsl #9
   16400:	andeq	r6, r1, r8, lsl #9
   16404:	andeq	r6, r1, r8, lsl #9
   16408:	muleq	r1, r0, r4
   1640c:	muleq	r1, r0, r4
   16410:	muleq	r1, r0, r4
   16414:	muleq	r1, r0, r4
   16418:	muleq	r1, r0, r4
   1641c:	muleq	r1, r0, r4
   16420:	muleq	r1, r0, r4
   16424:	muleq	r1, r0, r4
   16428:	muleq	r1, r0, r4
   1642c:	muleq	r1, r0, r4
   16430:	muleq	r1, r0, r4
   16434:	muleq	r1, r0, r4
   16438:	muleq	r1, r0, r4
   1643c:	muleq	r1, r0, r4
   16440:	muleq	r1, r0, r4
   16444:	muleq	r1, r0, r4
   16448:	muleq	r1, r0, r4
   1644c:	muleq	r1, r0, r4
   16450:	muleq	r1, r0, r4
   16454:	muleq	r1, r0, r4
   16458:	muleq	r1, r0, r4
   1645c:	muleq	r1, r0, r4
   16460:	muleq	r1, r0, r4
   16464:	muleq	r1, r0, r4
   16468:	muleq	r1, r0, r4
   1646c:	muleq	r1, r0, r4
   16470:	andeq	r6, r1, r8, lsl #9
   16474:	andeq	r6, r1, r8, lsl #9
   16478:	andeq	r6, r1, r8, lsl #9
   1647c:	andeq	r6, r1, r8, lsl #9
   16480:	andeq	r6, r1, r8, lsl #9
   16484:	andeq	r6, r1, r8, lsl #9
   16488:	mov	r3, #1
   1648c:	b	16494 <__assert_fail@plt+0x574c>
   16490:	mov	r3, #0
   16494:	mov	r0, r3
   16498:	add	sp, fp, #0
   1649c:	pop	{fp}		; (ldr fp, [sp], #4)
   164a0:	bx	lr
   164a4:	push	{fp}		; (str fp, [sp, #-4]!)
   164a8:	add	fp, sp, #0
   164ac:	sub	sp, sp, #12
   164b0:	str	r0, [fp, #-8]
   164b4:	ldr	r3, [fp, #-8]
   164b8:	sub	r3, r3, #65	; 0x41
   164bc:	cmp	r3, #25
   164c0:	bhi	164d0 <__assert_fail@plt+0x5788>
   164c4:	ldr	r3, [fp, #-8]
   164c8:	add	r3, r3, #32
   164cc:	b	164d4 <__assert_fail@plt+0x578c>
   164d0:	ldr	r3, [fp, #-8]
   164d4:	mov	r0, r3
   164d8:	add	sp, fp, #0
   164dc:	pop	{fp}		; (ldr fp, [sp], #4)
   164e0:	bx	lr
   164e4:	push	{fp}		; (str fp, [sp, #-4]!)
   164e8:	add	fp, sp, #0
   164ec:	sub	sp, sp, #12
   164f0:	str	r0, [fp, #-8]
   164f4:	ldr	r3, [fp, #-8]
   164f8:	sub	r3, r3, #97	; 0x61
   164fc:	cmp	r3, #25
   16500:	bhi	16510 <__assert_fail@plt+0x57c8>
   16504:	ldr	r3, [fp, #-8]
   16508:	sub	r3, r3, #32
   1650c:	b	16514 <__assert_fail@plt+0x57cc>
   16510:	ldr	r3, [fp, #-8]
   16514:	mov	r0, r3
   16518:	add	sp, fp, #0
   1651c:	pop	{fp}		; (ldr fp, [sp], #4)
   16520:	bx	lr
   16524:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16528:	mov	r7, r0
   1652c:	ldr	r6, [pc, #72]	; 1657c <__assert_fail@plt+0x5834>
   16530:	ldr	r5, [pc, #72]	; 16580 <__assert_fail@plt+0x5838>
   16534:	add	r6, pc, r6
   16538:	add	r5, pc, r5
   1653c:	sub	r6, r6, r5
   16540:	mov	r8, r1
   16544:	mov	r9, r2
   16548:	bl	10b18 <calloc@plt-0x20>
   1654c:	asrs	r6, r6, #2
   16550:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16554:	mov	r4, #0
   16558:	add	r4, r4, #1
   1655c:	ldr	r3, [r5], #4
   16560:	mov	r2, r9
   16564:	mov	r1, r8
   16568:	mov	r0, r7
   1656c:	blx	r3
   16570:	cmp	r6, r4
   16574:	bne	16558 <__assert_fail@plt+0x5810>
   16578:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1657c:	ldrdeq	r0, [r1], -r8
   16580:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   16584:	bx	lr
   16588:	ldr	r3, [pc, #12]	; 1659c <__assert_fail@plt+0x5854>
   1658c:	mov	r1, #0
   16590:	add	r3, pc, r3
   16594:	ldr	r2, [r3]
   16598:	b	10ca0 <__cxa_atexit@plt>
   1659c:	andeq	r0, r1, r0, lsr fp

Disassembly of section .fini:

000165a0 <.fini>:
   165a0:	push	{r3, lr}
   165a4:	pop	{r3, pc}
