<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › kvm › vti.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>vti.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * vti.h: prototype for generial vt related interface</span>
<span class="cm"> *   	Copyright (c) 2004, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> *	Xuefei Xu (Anthony Xu) (anthony.xu@intel.com)</span>
<span class="cm"> *	Fred Yang (fred.yang@intel.com)</span>
<span class="cm"> * 	Kun Tian (Kevin Tian) (kevin.tian@intel.com)</span>
<span class="cm"> *</span>
<span class="cm"> *  	Copyright (c) 2007, Intel Corporation.</span>
<span class="cm"> *  	Zhang xiantao &lt;xiantao.zhang@intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</span>
<span class="cm"> * Place - Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _KVM_VT_I_H</span>
<span class="cp">#define _KVM_VT_I_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>

<span class="cp">#include &lt;linux/kvm_host.h&gt;</span>

<span class="cm">/* define itr.i and itr.d  in ia64_itr function */</span>
<span class="cp">#define	ITR	0x01</span>
<span class="cp">#define	DTR	0x02</span>
<span class="cp">#define	IaDTR	0x03</span>

<span class="cp">#define IA64_TR_VMM       6 </span><span class="cm">/*itr6, dtr6 : maps vmm code, vmbuffer*/</span><span class="cp"></span>
<span class="cp">#define IA64_TR_VM_DATA   7 </span><span class="cm">/*dtr7       : maps current vm data*/</span><span class="cp"></span>

<span class="cp">#define RR6 (6UL&lt;&lt;61)</span>
<span class="cp">#define RR7 (7UL&lt;&lt;61)</span>


<span class="cm">/* config_options in pal_vp_init_env */</span>
<span class="cp">#define	VP_INITIALIZE	1UL</span>
<span class="cp">#define	VP_FR_PMC	1UL&lt;&lt;1</span>
<span class="cp">#define	VP_OPCODE	1UL&lt;&lt;8</span>
<span class="cp">#define	VP_CAUSE	1UL&lt;&lt;9</span>
<span class="cp">#define VP_FW_ACC   	1UL&lt;&lt;63</span>

<span class="cm">/* init vp env with initializing vm_buffer */</span>
<span class="cp">#define	VP_INIT_ENV_INITALIZE  (VP_INITIALIZE | VP_FR_PMC |\</span>
<span class="cp">	VP_OPCODE | VP_CAUSE | VP_FW_ACC)</span>
<span class="cm">/* init vp env without initializing vm_buffer */</span>
<span class="cp">#define	VP_INIT_ENV  VP_FR_PMC | VP_OPCODE | VP_CAUSE | VP_FW_ACC</span>

<span class="cp">#define		PAL_VP_CREATE   265</span>
<span class="cm">/* Stacked Virt. Initializes a new VPD for the operation of</span>
<span class="cm"> * a new virtual processor in the virtual environment.</span>
<span class="cm"> */</span>
<span class="cp">#define		PAL_VP_ENV_INFO 266</span>
<span class="cm">/*Stacked Virt. Returns the parameters needed to enter a virtual environment.*/</span>
<span class="cp">#define		PAL_VP_EXIT_ENV 267</span>
<span class="cm">/*Stacked Virt. Allows a logical processor to exit a virtual environment.*/</span>
<span class="cp">#define		PAL_VP_INIT_ENV 268</span>
<span class="cm">/*Stacked Virt. Allows a logical processor to enter a virtual environment.*/</span>
<span class="cp">#define		PAL_VP_REGISTER 269</span>
<span class="cm">/*Stacked Virt. Register a different host IVT for the virtual processor.*/</span>
<span class="cp">#define		PAL_VP_RESUME   270</span>
<span class="cm">/* Renamed from PAL_VP_RESUME */</span>
<span class="cp">#define		PAL_VP_RESTORE  270</span>
<span class="cm">/*Stacked Virt. Resumes virtual processor operation on the logical processor.*/</span>
<span class="cp">#define		PAL_VP_SUSPEND  271</span>
<span class="cm">/* Renamed from PAL_VP_SUSPEND */</span>
<span class="cp">#define		PAL_VP_SAVE	271</span>
<span class="cm">/* Stacked Virt. Suspends operation for the specified virtual processor on</span>
<span class="cm"> * the logical processor.</span>
<span class="cm"> */</span>
<span class="cp">#define		PAL_VP_TERMINATE 272</span>
<span class="cm">/* Stacked Virt. Terminates operation for the specified virtual processor.*/</span>

<span class="k">union</span> <span class="n">vac</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_from_int_cr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_to_int_cr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_from_psr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_from_cpuid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_cover</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_bsw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">long</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">57</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">vdc</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_vmsw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_extint</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_ibr_dbr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_pmc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_to_pmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d_itm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">long</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">vpd</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">vac</span>   <span class="n">vac</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">vdc</span>   <span class="n">vdc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">virt_env_vaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved1</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vhpi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved2</span><span class="p">[</span><span class="mi">95</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vgr</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vbgr</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vnat</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vbnat</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vcpuid</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved3</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vpsr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vpr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved4</span><span class="p">[</span><span class="mi">76</span><span class="p">];</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vcr</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dcr</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">itm</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iva</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pta</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv2</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ipsr</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">isr</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv3</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iip</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ifa</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">itir</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iipa</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ifs</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iim</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iha</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv4</span><span class="p">[</span><span class="mi">38</span><span class="p">];</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lid</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ivr</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tpr</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">eoi</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">itv</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmv</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cmcv</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv5</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lrr0</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lrr1</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rsv6</span><span class="p">[</span><span class="mi">46</span><span class="p">];</span>
		<span class="p">};</span>
	<span class="p">};</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved5</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved6</span><span class="p">[</span><span class="mi">3456</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">vmm_avail</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">reserved7</span><span class="p">[</span><span class="mi">4096</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define PAL_PROC_VM_BIT		(1UL &lt;&lt; 40)</span>
<span class="cp">#define PAL_PROC_VMSW_BIT	(1UL &lt;&lt; 54)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">s64</span> <span class="nf">ia64_pal_vp_env_info</span><span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="n">buffer_size</span><span class="p">,</span>
		<span class="n">u64</span> <span class="o">*</span><span class="n">vp_env_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ia64_pal_retval</span> <span class="n">iprv</span><span class="p">;</span>
	<span class="n">PAL_CALL_STK</span><span class="p">(</span><span class="n">iprv</span><span class="p">,</span> <span class="n">PAL_VP_ENV_INFO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="o">*</span><span class="n">buffer_size</span> <span class="o">=</span> <span class="n">iprv</span><span class="p">.</span><span class="n">v0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">vp_env_info</span> <span class="o">=</span> <span class="n">iprv</span><span class="p">.</span><span class="n">v1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">iprv</span><span class="p">.</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">s64</span> <span class="nf">ia64_pal_vp_exit_env</span><span class="p">(</span><span class="n">u64</span> <span class="n">iva</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ia64_pal_retval</span> <span class="n">iprv</span><span class="p">;</span>

	<span class="n">PAL_CALL_STK</span><span class="p">(</span><span class="n">iprv</span><span class="p">,</span> <span class="n">PAL_VP_EXIT_ENV</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">iva</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">iprv</span><span class="p">.</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">s64</span> <span class="nf">ia64_pal_vp_init_env</span><span class="p">(</span><span class="n">u64</span> <span class="n">config_options</span><span class="p">,</span> <span class="n">u64</span> <span class="n">pbase_addr</span><span class="p">,</span>
			<span class="n">u64</span> <span class="n">vbase_addr</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">vsa_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ia64_pal_retval</span> <span class="n">iprv</span><span class="p">;</span>

	<span class="n">PAL_CALL_STK</span><span class="p">(</span><span class="n">iprv</span><span class="p">,</span> <span class="n">PAL_VP_INIT_ENV</span><span class="p">,</span> <span class="n">config_options</span><span class="p">,</span> <span class="n">pbase_addr</span><span class="p">,</span>
			<span class="n">vbase_addr</span><span class="p">);</span>
	<span class="o">*</span><span class="n">vsa_base</span> <span class="o">=</span> <span class="n">iprv</span><span class="p">.</span><span class="n">v0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">iprv</span><span class="p">.</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">s64</span> <span class="nf">ia64_pal_vp_restore</span><span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="n">vpd</span><span class="p">,</span> <span class="n">u64</span> <span class="n">pal_proc_vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ia64_pal_retval</span> <span class="n">iprv</span><span class="p">;</span>

	<span class="n">PAL_CALL_STK</span><span class="p">(</span><span class="n">iprv</span><span class="p">,</span> <span class="n">PAL_VP_RESTORE</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">vpd</span><span class="p">,</span> <span class="n">pal_proc_vector</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">iprv</span><span class="p">.</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">s64</span> <span class="nf">ia64_pal_vp_save</span><span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="n">vpd</span><span class="p">,</span> <span class="n">u64</span> <span class="n">pal_proc_vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ia64_pal_retval</span> <span class="n">iprv</span><span class="p">;</span>

	<span class="n">PAL_CALL_STK</span><span class="p">(</span><span class="n">iprv</span><span class="p">,</span> <span class="n">PAL_VP_SAVE</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">vpd</span><span class="p">,</span> <span class="n">pal_proc_vector</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">iprv</span><span class="p">.</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="cm">/*VPD field offset*/</span>
<span class="cp">#define VPD_VAC_START_OFFSET		0</span>
<span class="cp">#define VPD_VDC_START_OFFSET		8</span>
<span class="cp">#define VPD_VHPI_START_OFFSET		256</span>
<span class="cp">#define VPD_VGR_START_OFFSET		1024</span>
<span class="cp">#define VPD_VBGR_START_OFFSET		1152</span>
<span class="cp">#define VPD_VNAT_START_OFFSET		1280</span>
<span class="cp">#define VPD_VBNAT_START_OFFSET		1288</span>
<span class="cp">#define VPD_VCPUID_START_OFFSET		1296</span>
<span class="cp">#define VPD_VPSR_START_OFFSET		1424</span>
<span class="cp">#define VPD_VPR_START_OFFSET		1432</span>
<span class="cp">#define VPD_VRSE_CFLE_START_OFFSET	1440</span>
<span class="cp">#define VPD_VCR_START_OFFSET		2048</span>
<span class="cp">#define VPD_VTPR_START_OFFSET		2576</span>
<span class="cp">#define VPD_VRR_START_OFFSET		3072</span>
<span class="cp">#define VPD_VMM_VAIL_START_OFFSET	31744</span>

<span class="cm">/*Virtualization faults*/</span>

<span class="cp">#define EVENT_MOV_TO_AR			 1</span>
<span class="cp">#define EVENT_MOV_TO_AR_IMM		 2</span>
<span class="cp">#define EVENT_MOV_FROM_AR		 3</span>
<span class="cp">#define EVENT_MOV_TO_CR			 4</span>
<span class="cp">#define EVENT_MOV_FROM_CR		 5</span>
<span class="cp">#define EVENT_MOV_TO_PSR		 6</span>
<span class="cp">#define EVENT_MOV_FROM_PSR		 7</span>
<span class="cp">#define EVENT_ITC_D			 8</span>
<span class="cp">#define EVENT_ITC_I			 9</span>
<span class="cp">#define EVENT_MOV_TO_RR			 10</span>
<span class="cp">#define EVENT_MOV_TO_DBR		 11</span>
<span class="cp">#define EVENT_MOV_TO_IBR		 12</span>
<span class="cp">#define EVENT_MOV_TO_PKR		 13</span>
<span class="cp">#define EVENT_MOV_TO_PMC		 14</span>
<span class="cp">#define EVENT_MOV_TO_PMD		 15</span>
<span class="cp">#define EVENT_ITR_D			 16</span>
<span class="cp">#define EVENT_ITR_I			 17</span>
<span class="cp">#define EVENT_MOV_FROM_RR		 18</span>
<span class="cp">#define EVENT_MOV_FROM_DBR		 19</span>
<span class="cp">#define EVENT_MOV_FROM_IBR		 20</span>
<span class="cp">#define EVENT_MOV_FROM_PKR		 21</span>
<span class="cp">#define EVENT_MOV_FROM_PMC		 22</span>
<span class="cp">#define EVENT_MOV_FROM_CPUID		 23</span>
<span class="cp">#define EVENT_SSM			 24</span>
<span class="cp">#define EVENT_RSM			 25</span>
<span class="cp">#define EVENT_PTC_L			 26</span>
<span class="cp">#define EVENT_PTC_G			 27</span>
<span class="cp">#define EVENT_PTC_GA			 28</span>
<span class="cp">#define EVENT_PTR_D			 29</span>
<span class="cp">#define EVENT_PTR_I			 30</span>
<span class="cp">#define EVENT_THASH			 31</span>
<span class="cp">#define EVENT_TTAG			 32</span>
<span class="cp">#define EVENT_TPA			 33</span>
<span class="cp">#define EVENT_TAK			 34</span>
<span class="cp">#define EVENT_PTC_E			 35</span>
<span class="cp">#define EVENT_COVER			 36</span>
<span class="cp">#define EVENT_RFI			 37</span>
<span class="cp">#define EVENT_BSW_0			 38</span>
<span class="cp">#define EVENT_BSW_1			 39</span>
<span class="cp">#define EVENT_VMSW			 40</span>

<span class="cm">/**PAL virtual services offsets */</span>
<span class="cp">#define PAL_VPS_RESUME_NORMAL           0x0000</span>
<span class="cp">#define PAL_VPS_RESUME_HANDLER          0x0400</span>
<span class="cp">#define PAL_VPS_SYNC_READ               0x0800</span>
<span class="cp">#define PAL_VPS_SYNC_WRITE              0x0c00</span>
<span class="cp">#define PAL_VPS_SET_PENDING_INTERRUPT   0x1000</span>
<span class="cp">#define PAL_VPS_THASH                   0x1400</span>
<span class="cp">#define PAL_VPS_TTAG                    0x1800</span>
<span class="cp">#define PAL_VPS_RESTORE                 0x1c00</span>
<span class="cp">#define PAL_VPS_SAVE                    0x2000</span>

<span class="cp">#endif</span><span class="cm">/* _VT_I_H*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
