Analysis & Synthesis report for deliverable2
Wed Feb 22 13:08:19 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for MER_device:bbx_mer15
 16. Source assignments for Top-level Entity: |d2_exam_top
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: err_sq_gen:err_sq_gen_mod|lpm_mult:Mult0
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "lfsr_gen_max:lfsr_data_mod"
 23. Port Connectivity Checks: "clk_gen:clk_gen_mod"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 22 13:08:19 2017            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; deliverable2                                     ;
; Top-level Entity Name              ; d2_exam_top                                      ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 4,364                                            ;
;     Total combinational functions  ; 1,858                                            ;
;     Dedicated logic registers      ; 3,621                                            ;
; Total registers                    ; 3621                                             ;
; Total pins                         ; 150                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,826,816                                        ;
; Embedded Multiplier 9-bit elements ; 12                                               ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; d2_exam_top        ; deliverable2       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; ../../design/lfsr_gen_max.v                          ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v                         ;         ;
; MER_device_15.qxp                                    ; yes             ; User File                              ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/MER_device_15.qxp          ;         ;
; ../../design/slicer_4_ask.v                          ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v                         ;         ;
; ../../design/ref_level_gen.v                         ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v                        ;         ;
; ../../design/mapper_16_qam.v                         ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v                        ;         ;
; ../../design/mapper_4_ask_ref.v                      ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v                     ;         ;
; ../../design/err_sq_gen.v                            ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v                           ;         ;
; ../../design/err_dc_gen.v                            ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v                           ;         ;
; ../../design/clk_gen.v                               ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v                              ;         ;
; d2_exam_top.v                                        ; yes             ; User Verilog HDL File                  ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v              ;         ;
; /home/aus892/engr-ece/EE465/MOD465/design/defines.vh ; yes             ; Auto-Found Unspecified File            ; /home/aus892/engr-ece/EE465/MOD465/design/defines.vh                             ;         ;
; sld_signaltap.vhd                                    ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                               ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                  ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                     ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                     ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                           ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                                       ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                                        ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                         ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                               ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                           ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                           ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_9424.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/altsyncram_9424.tdf     ;         ;
; altdpram.tdf                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                          ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                  ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                       ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                          ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                           ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_vsc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mux_vsc.tdf             ;         ;
; lpm_decode.tdf                                       ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                           ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                      ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                                    ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/decode_dvf.tdf          ;         ;
; lpm_counter.tdf                                      ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                      ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                              ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_4ii.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_4ii.tdf            ;         ;
; db/cmpr_ugc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ugc.tdf            ;         ;
; db/cntr_o9j.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_o9j.tdf            ;         ;
; db/cntr_igi.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_igi.tdf            ;         ;
; db/cmpr_rgc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_rgc.tdf            ;         ;
; db/cntr_23j.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_23j.tdf            ;         ;
; db/cmpr_ngc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ngc.tdf            ;         ;
; sld_rom_sr.vhd                                       ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                          ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                     ; yes             ; Encrypted Megafunction                 ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_mult.tdf                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                                         ; yes             ; Megafunction                           ; /opt/altera/13.0SP1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_c6t.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_c6t.tdf            ;         ;
; db/mult_0at.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_0at.tdf            ;         ;
; E:/SSD_Verilog/EE465/2017/MER_test/fpdiv.hex         ; yes             ; Auto-Found Memory Initialization File  ; E:/SSD_Verilog/EE465/2017/MER_test/fpdiv.hex                                     ;         ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 4,364                       ;
;                                             ;                             ;
; Total combinational functions               ; 1858                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 735                         ;
;     -- 3 input functions                    ; 577                         ;
;     -- <=2 input functions                  ; 546                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1442                        ;
;     -- arithmetic mode                      ; 416                         ;
;                                             ;                             ;
; Total registers                             ; 3621                        ;
;     -- Dedicated logic registers            ; 3621                        ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 150                         ;
; Total memory bits                           ; 1826816                     ;
; Embedded Multiplier 9-bit elements          ; 12                          ;
; Maximum fan-out node                        ; clk_gen:clk_gen_mod|sys_clk ;
; Maximum fan-out                             ; 2175                        ;
; Total fan-out                               ; 22915                       ;
; Average fan-out                             ; 3.80                        ;
+---------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |d2_exam_top                                                                                            ; 1858 (177)        ; 3621 (126)   ; 1826816     ; 12           ; 0       ; 6         ; 150  ; 0            ; |d2_exam_top                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MER_device:bbx_mer15|                                                                               ; 193 (191)         ; 174 (138)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |delay_chain:dc_I|                                                                                ; 0 (0)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|delay_chain:dc_I                                                                                                                                                                                                                                                                                                 ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; work         ;
;          |mult_v9t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult0|mult_v9t:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                   ; work         ;
;          |mult_66t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult1|mult_66t:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                   ; work         ;
;          |mult_46t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;       |mapper:C1_map|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|mapper:C1_map                                                                                                                                                                                                                                                                                                    ; work         ;
;       |mapper:C2_map|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|MER_device:bbx_mer15|mapper:C2_map                                                                                                                                                                                                                                                                                                    ; work         ;
;    |clk_gen:clk_gen_mod|                                                                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|clk_gen:clk_gen_mod                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |err_dc_gen:err_dc_gen_mod|                                                                          ; 41 (41)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|err_dc_gen:err_dc_gen_mod                                                                                                                                                                                                                                                                                                             ; work         ;
;    |err_sq_gen:err_sq_gen_mod|                                                                          ; 40 (40)           ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|err_sq_gen:err_sq_gen_mod                                                                                                                                                                                                                                                                                                             ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|err_sq_gen:err_sq_gen_mod|lpm_mult:Mult0                                                                                                                                                                                                                                                                                              ; work         ;
;          |mult_c6t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|err_sq_gen:err_sq_gen_mod|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;    |lfsr_gen_max:lfsr_data_mod|                                                                         ; 39 (39)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|lfsr_gen_max:lfsr_data_mod                                                                                                                                                                                                                                                                                                            ; work         ;
;    |mapper_4_ask_ref:mapper_4_ask_mod|                                                                  ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ref_level_gen:ref_level_gen_mod|                                                                    ; 77 (77)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |d2_exam_top|ref_level_gen:ref_level_gen_mod                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0                                                                                                                                                                                                                                                                                        ; work         ;
;          |mult_c6t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1                                                                                                                                                                                                                                                                                        ; work         ;
;          |mult_0at:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |d2_exam_top|ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1|mult_0at:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1031 (1)          ; 3005 (446)   ; 1826816     ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1030 (0)          ; 2559 (0)     ; 1826816     ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1030 (19)         ; 2559 (930)   ; 1826816     ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_vsc:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 1826816     ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_9424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1826816     ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9424:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 101 (101)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 524 (1)           ; 1131 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 446 (0)           ; 1115 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 669 (669)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 446 (0)           ; 446 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 77 (77)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 321 (11)          ; 304 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_4ii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_o9j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 223 (223)         ; 223 (223)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |slicer_4_ask:slicer_4_ask_mod|                                                                      ; 61 (61)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |d2_exam_top|slicer_4_ask:slicer_4_ask_mod                                                                                                                                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 223          ; 8192         ; 223          ; 1826816 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                     ;
+----------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------+------------------------------------------------------------------+--------------------------------------------+
; registered_ADC_A[0]  ; yes                                                              ; yes                                        ;
; avg_power_out[0]     ; yes                                                              ; yes                                        ;
; inphase_out_del[0]   ; yes                                                              ; yes                                        ;
; avg_power_out[17]    ; yes                                                              ; yes                                        ;
; avg_power_out[16]    ; yes                                                              ; yes                                        ;
; avg_power_out[15]    ; yes                                                              ; yes                                        ;
; avg_power_out[14]    ; yes                                                              ; yes                                        ;
; avg_power_out[13]    ; yes                                                              ; yes                                        ;
; avg_power_out[12]    ; yes                                                              ; yes                                        ;
; avg_power_out[11]    ; yes                                                              ; yes                                        ;
; avg_power_out[10]    ; yes                                                              ; yes                                        ;
; avg_power_out[9]     ; yes                                                              ; yes                                        ;
; avg_power_out[8]     ; yes                                                              ; yes                                        ;
; avg_power_out[7]     ; yes                                                              ; yes                                        ;
; avg_power_out[6]     ; yes                                                              ; yes                                        ;
; avg_power_out[5]     ; yes                                                              ; yes                                        ;
; avg_power_out[4]     ; yes                                                              ; yes                                        ;
; avg_power_out[3]     ; yes                                                              ; yes                                        ;
; avg_power_out[2]     ; yes                                                              ; yes                                        ;
; avg_power_out[1]     ; yes                                                              ; yes                                        ;
; inphase_out_del[17]  ; yes                                                              ; yes                                        ;
; inphase_out_del[16]  ; yes                                                              ; yes                                        ;
; inphase_out_del[15]  ; yes                                                              ; yes                                        ;
; inphase_out_del[14]  ; yes                                                              ; yes                                        ;
; inphase_out_del[13]  ; yes                                                              ; yes                                        ;
; inphase_out_del[12]  ; yes                                                              ; yes                                        ;
; inphase_out_del[11]  ; yes                                                              ; yes                                        ;
; inphase_out_del[10]  ; yes                                                              ; yes                                        ;
; inphase_out_del[9]   ; yes                                                              ; yes                                        ;
; inphase_out_del[8]   ; yes                                                              ; yes                                        ;
; inphase_out_del[7]   ; yes                                                              ; yes                                        ;
; inphase_out_del[6]   ; yes                                                              ; yes                                        ;
; inphase_out_del[5]   ; yes                                                              ; yes                                        ;
; inphase_out_del[4]   ; yes                                                              ; yes                                        ;
; inphase_out_del[3]   ; yes                                                              ; yes                                        ;
; inphase_out_del[2]   ; yes                                                              ; yes                                        ;
; inphase_out_del[1]   ; yes                                                              ; yes                                        ;
; sym_correct          ; yes                                                              ; yes                                        ;
; sym_error            ; yes                                                              ; yes                                        ;
; registered_ADC_A[1]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[2]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[3]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[4]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[5]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[6]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[7]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[8]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[9]  ; yes                                                              ; yes                                        ;
; registered_ADC_A[10] ; yes                                                              ; yes                                        ;
; registered_ADC_A[11] ; yes                                                              ; yes                                        ;
; registered_ADC_A[12] ; yes                                                              ; yes                                        ;
; registered_ADC_A[13] ; yes                                                              ; yes                                        ;
+----------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; Total Number of Removed Registers = 27                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3621  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 1312  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1307  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lfsr_gen_max:lfsr_data_mod|lfsr_counter[0]                                                                                                                                     ; 2       ;
; clk_gen:clk_gen_mod|down_count[1]                                                                                                                                              ; 3       ;
; clk_gen:clk_gen_mod|down_count[2]                                                                                                                                              ; 3       ;
; clk_gen:clk_gen_mod|down_count[3]                                                                                                                                              ; 2       ;
; lfsr_gen_max:lfsr_data_mod|LFSR_reg[0]                                                                                                                                         ; 3       ;
; clk_gen:clk_gen_mod|down_count[0]                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 24                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |d2_exam_top|err_dc_gen:err_dc_gen_mod|dc_err_del[19]                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod|in_phs_sig[0]                                                                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |d2_exam_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |d2_exam_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MER_device:bbx_mer15                                                                                         ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+
; Assignment                                                                     ; Value              ; From ; To                     ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+
; LOCATION                                                                       ; PIN_V24            ;      ; ADC_CLK_A              ;
; LOCATION                                                                       ; PIN_V23            ;      ; ADC_CLK_B              ;
; LOCATION                                                                       ; PIN_T22            ;      ; ADC_DA[0]              ;
; LOCATION                                                                       ; PIN_L22            ;      ; ADC_DA[10]             ;
; LOCATION                                                                       ; PIN_L21            ;      ; ADC_DA[11]             ;
; LOCATION                                                                       ; PIN_U26            ;      ; ADC_DA[12]             ;
; LOCATION                                                                       ; PIN_U25            ;      ; ADC_DA[13]             ;
; LOCATION                                                                       ; PIN_T21            ;      ; ADC_DA[1]              ;
; LOCATION                                                                       ; PIN_R23            ;      ; ADC_DA[2]              ;
; LOCATION                                                                       ; PIN_R22            ;      ; ADC_DA[3]              ;
; LOCATION                                                                       ; PIN_R21            ;      ; ADC_DA[4]              ;
; LOCATION                                                                       ; PIN_P21            ;      ; ADC_DA[5]              ;
; LOCATION                                                                       ; PIN_P26            ;      ; ADC_DA[6]              ;
; LOCATION                                                                       ; PIN_P25            ;      ; ADC_DA[7]              ;
; LOCATION                                                                       ; PIN_N26            ;      ; ADC_DA[8]              ;
; LOCATION                                                                       ; PIN_N25            ;      ; ADC_DA[9]              ;
; LOCATION                                                                       ; PIN_V22            ;      ; ADC_DB[0]              ;
; LOCATION                                                                       ; PIN_L28            ;      ; ADC_DB[10]             ;
; LOCATION                                                                       ; PIN_L27            ;      ; ADC_DB[11]             ;
; LOCATION                                                                       ; PIN_J26            ;      ; ADC_DB[12]             ;
; LOCATION                                                                       ; PIN_J25            ;      ; ADC_DB[13]             ;
; LOCATION                                                                       ; PIN_U22            ;      ; ADC_DB[1]              ;
; LOCATION                                                                       ; PIN_V28            ;      ; ADC_DB[2]              ;
; LOCATION                                                                       ; PIN_V27            ;      ; ADC_DB[3]              ;
; LOCATION                                                                       ; PIN_U28            ;      ; ADC_DB[4]              ;
; LOCATION                                                                       ; PIN_U27            ;      ; ADC_DB[5]              ;
; LOCATION                                                                       ; PIN_R28            ;      ; ADC_DB[6]              ;
; LOCATION                                                                       ; PIN_R27            ;      ; ADC_DB[7]              ;
; LOCATION                                                                       ; PIN_V26            ;      ; ADC_DB[8]              ;
; LOCATION                                                                       ; PIN_V25            ;      ; ADC_DB[9]              ;
; LOCATION                                                                       ; PIN_T25            ;      ; ADC_OEB_A              ;
; LOCATION                                                                       ; PIN_T26            ;      ; ADC_OEB_B              ;
; LOCATION                                                                       ; PIN_Y28            ;      ; ADC_OTR_A              ;
; LOCATION                                                                       ; PIN_Y27            ;      ; ADC_OTR_B              ;
; LOCATION                                                                       ; PIN_G23            ;      ; DAC_CLK_A              ;
; LOCATION                                                                       ; PIN_G24            ;      ; DAC_CLK_B              ;
; LOCATION                                                                       ; PIN_D27            ;      ; DAC_DA[0]              ;
; LOCATION                                                                       ; PIN_M27            ;      ; DAC_DA[10]             ;
; LOCATION                                                                       ; PIN_M28            ;      ; DAC_DA[11]             ;
; LOCATION                                                                       ; PIN_K21            ;      ; DAC_DA[12]             ;
; LOCATION                                                                       ; PIN_K22            ;      ; DAC_DA[13]             ;
; LOCATION                                                                       ; PIN_D28            ;      ; DAC_DA[1]              ;
; LOCATION                                                                       ; PIN_E27            ;      ; DAC_DA[2]              ;
; LOCATION                                                                       ; PIN_E28            ;      ; DAC_DA[3]              ;
; LOCATION                                                                       ; PIN_F27            ;      ; DAC_DA[4]              ;
; LOCATION                                                                       ; PIN_F28            ;      ; DAC_DA[5]              ;
; LOCATION                                                                       ; PIN_G27            ;      ; DAC_DA[6]              ;
; LOCATION                                                                       ; PIN_G28            ;      ; DAC_DA[7]              ;
; LOCATION                                                                       ; PIN_K27            ;      ; DAC_DA[8]              ;
; LOCATION                                                                       ; PIN_K28            ;      ; DAC_DA[9]              ;
; LOCATION                                                                       ; PIN_F24            ;      ; DAC_DB[0]              ;
; LOCATION                                                                       ; PIN_K25            ;      ; DAC_DB[10]             ;
; LOCATION                                                                       ; PIN_K26            ;      ; DAC_DB[11]             ;
; LOCATION                                                                       ; PIN_L23            ;      ; DAC_DB[12]             ;
; LOCATION                                                                       ; PIN_L24            ;      ; DAC_DB[13]             ;
; LOCATION                                                                       ; PIN_F25            ;      ; DAC_DB[1]              ;
; LOCATION                                                                       ; PIN_D26            ;      ; DAC_DB[2]              ;
; LOCATION                                                                       ; PIN_C27            ;      ; DAC_DB[3]              ;
; LOCATION                                                                       ; PIN_F26            ;      ; DAC_DB[4]              ;
; LOCATION                                                                       ; PIN_E26            ;      ; DAC_DB[5]              ;
; LOCATION                                                                       ; PIN_G25            ;      ; DAC_DB[6]              ;
; LOCATION                                                                       ; PIN_G26            ;      ; DAC_DB[7]              ;
; LOCATION                                                                       ; PIN_H25            ;      ; DAC_DB[8]              ;
; LOCATION                                                                       ; PIN_H26            ;      ; DAC_DB[9]              ;
; LOCATION                                                                       ; PIN_H24            ;      ; DAC_MODE               ;
; LOCATION                                                                       ; PIN_H23            ;      ; DAC_WRT_A              ;
; LOCATION                                                                       ; PIN_M25            ;      ; DAC_WRT_B              ;
; LOCATION                                                                       ; PIN_B7             ;      ; I2C_SCLK               ;
; LOCATION                                                                       ; PIN_A8             ;      ; I2C_SDAT               ;
; LOCATION                                                                       ; PIN_M23            ;      ; KEY[0]                 ;
; LOCATION                                                                       ; PIN_M21            ;      ; KEY[1]                 ;
; LOCATION                                                                       ; PIN_N21            ;      ; KEY[2]                 ;
; LOCATION                                                                       ; PIN_R24            ;      ; KEY[3]                 ;
; LOCATION                                                                       ; PIN_E21            ;      ; LEDG[0]                ;
; LOCATION                                                                       ; PIN_E22            ;      ; LEDG[1]                ;
; LOCATION                                                                       ; PIN_E25            ;      ; LEDG[2]                ;
; LOCATION                                                                       ; PIN_E24            ;      ; LEDG[3]                ;
; LOCATION                                                                       ; PIN_G19            ;      ; LEDR[0]                ;
; LOCATION                                                                       ; PIN_J15            ;      ; LEDR[10]               ;
; LOCATION                                                                       ; PIN_H16            ;      ; LEDR[11]               ;
; LOCATION                                                                       ; PIN_J16            ;      ; LEDR[12]               ;
; LOCATION                                                                       ; PIN_H17            ;      ; LEDR[13]               ;
; LOCATION                                                                       ; PIN_F15            ;      ; LEDR[14]               ;
; LOCATION                                                                       ; PIN_G15            ;      ; LEDR[15]               ;
; LOCATION                                                                       ; PIN_G16            ;      ; LEDR[16]               ;
; LOCATION                                                                       ; PIN_H15            ;      ; LEDR[17]               ;
; LOCATION                                                                       ; PIN_F19            ;      ; LEDR[1]                ;
; LOCATION                                                                       ; PIN_E19            ;      ; LEDR[2]                ;
; LOCATION                                                                       ; PIN_F21            ;      ; LEDR[3]                ;
; LOCATION                                                                       ; PIN_F18            ;      ; LEDR[4]                ;
; LOCATION                                                                       ; PIN_E18            ;      ; LEDR[5]                ;
; LOCATION                                                                       ; PIN_J19            ;      ; LEDR[6]                ;
; LOCATION                                                                       ; PIN_H19            ;      ; LEDR[7]                ;
; LOCATION                                                                       ; PIN_J17            ;      ; LEDR[8]                ;
; LOCATION                                                                       ; PIN_G17            ;      ; LEDR[9]                ;
; LOCATION                                                                       ; PIN_J27            ;      ; OSC_SMA_ADC4           ;
; LOCATION                                                                       ; PIN_J28            ;      ; SMA_DAC4               ;
; LOCATION                                                                       ; PIN_AB28           ;      ; SW[0]                  ;
; LOCATION                                                                       ; PIN_AC24           ;      ; SW[10]                 ;
; LOCATION                                                                       ; PIN_AB24           ;      ; SW[11]                 ;
; LOCATION                                                                       ; PIN_AB23           ;      ; SW[12]                 ;
; LOCATION                                                                       ; PIN_AA24           ;      ; SW[13]                 ;
; LOCATION                                                                       ; PIN_AA23           ;      ; SW[14]                 ;
; LOCATION                                                                       ; PIN_AA22           ;      ; SW[15]                 ;
; LOCATION                                                                       ; PIN_Y24            ;      ; SW[16]                 ;
; LOCATION                                                                       ; PIN_Y23            ;      ; SW[17]                 ;
; LOCATION                                                                       ; PIN_AC28           ;      ; SW[1]                  ;
; LOCATION                                                                       ; PIN_AC27           ;      ; SW[2]                  ;
; LOCATION                                                                       ; PIN_AD27           ;      ; SW[3]                  ;
; LOCATION                                                                       ; PIN_AB27           ;      ; SW[4]                  ;
; LOCATION                                                                       ; PIN_AC26           ;      ; SW[5]                  ;
; LOCATION                                                                       ; PIN_AD26           ;      ; SW[6]                  ;
; LOCATION                                                                       ; PIN_AB26           ;      ; SW[7]                  ;
; LOCATION                                                                       ; PIN_AC25           ;      ; SW[8]                  ;
; LOCATION                                                                       ; PIN_AB25           ;      ; SW[9]                  ;
; LOCATION                                                                       ; PIN_B14            ;      ; clock_27               ;
; LOCATION                                                                       ; PIN_Y2             ;      ; clock_50               ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                        ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                        ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                        ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                        ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                        ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                        ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                        ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                        ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                        ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                        ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                        ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                        ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                        ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                        ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                        ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                        ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;                        ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                        ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                        ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                        ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                        ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                        ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                        ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                        ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                        ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                        ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                        ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                        ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                        ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                        ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                        ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                        ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                        ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                        ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                        ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                        ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                        ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                        ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                        ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                        ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                        ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                        ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                        ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                        ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                        ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                        ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                        ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                        ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                        ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                        ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                        ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                        ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                        ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                        ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                        ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                        ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;                        ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                        ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                        ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                        ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                        ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                        ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                        ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                        ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                        ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                        ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                        ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                        ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                        ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                        ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                        ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                        ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                        ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                        ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                        ;
; PCI_IO                                                                         ; OFF                ;      ;                        ;
; TURBO_BIT                                                                      ; ON                 ;      ;                        ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                        ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                        ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                        ;
; AUTO_PACKED_REGISTERS_STRATIXII                                                ; AUTO               ;      ;                        ;
; AUTO_PACKED_REGISTERS_MAXII                                                    ; AUTO               ;      ;                        ;
; AUTO_PACKED_REGISTERS_CYCLONE                                                  ; AUTO               ;      ;                        ;
; AUTO_PACKED_REGISTERS                                                          ; OFF                ;      ;                        ;
; AUTO_PACKED_REGISTERS_STRATIX                                                  ; AUTO               ;      ;                        ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                        ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                        ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                        ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                        ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                        ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                        ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                        ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                ;      ;                        ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                        ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                        ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[0] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[1] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[2] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[3] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[4] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[5] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[6] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[7] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[8] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[9] ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ; clr_reg                ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                        ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ; clr_reg                ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ;                        ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ;                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                ;      ;                        ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+


+-----------------------------------------------------------------------+
; Source assignments for Top-level Entity: |d2_exam_top                 ;
+------------------------------+-------+------+-------------------------+
; Assignment                   ; Value ; From ; To                      ;
+------------------------------+-------+------+-------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[0]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[0]      ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[17]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[17]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[16]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[16]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; avg_power_out[1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; avg_power_out[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[17]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[17]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[16]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[16]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[15]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[15]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[14]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[14]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[13]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[13]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[12]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[12]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[11]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[11]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[10]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[10]     ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[9]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[9]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[8]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[8]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[7]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[7]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[6]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[6]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[5]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[5]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[4]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[4]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[3]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[3]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[2]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[2]      ;
; PRESERVE_REGISTER            ; on    ; -    ; inphase_out_del[1]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; inphase_out_del[1]      ;
; PRESERVE_REGISTER            ; on    ; -    ; sym_correct             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sym_correct             ;
; PRESERVE_REGISTER            ; on    ; -    ; sym_error               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sym_error               ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[14]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[15]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[16]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[17]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[18]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[18]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[19]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[19]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[20]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[20]    ;
; PRESERVE_REGISTER            ; on    ; -    ; lfsr_counter_out[21]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; lfsr_counter_out[21]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; diff_err[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; diff_err[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DAC_OUT[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DAC_OUT[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_clk                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_clk                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sam_clk_ena             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sam_clk_ena             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sym_clk_ena             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sym_clk_ena             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_in[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_in[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_in[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_in[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_in[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_in[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_in[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_in[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_cycle_out          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_cycle_out          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_cycle_out_periodic ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_cycle_out_periodic ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[21]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[21]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[20]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[20]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[19]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[19]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[18]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[18]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[17]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[17]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[16]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[16]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[15]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[15]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[14]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[14]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[13]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[13]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[12]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[12]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[11]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[11]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[10]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[10]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[9]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[9]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[8]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[8]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lfsr_counter[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lfsr_counter[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[17]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[17]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[16]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[16]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_in[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_in[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[17]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[17]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[16]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[16]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; quadrature_in[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; quadrature_in[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ref_level[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ref_level[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; avg_power[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; avg_power[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_out[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_out[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_stream_out[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_stream_out[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inphase_out_mapped[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inphase_out_mapped[0]   ;
+------------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 223                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 223                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 11773                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 55811                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 696                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: err_sq_gen:err_sq_gen_mod|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 18           ; Untyped                   ;
; LPM_WIDTHP                                     ; 36           ; Untyped                   ;
; LPM_WIDTHR                                     ; 36           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 3                                              ;
; Entity Instance                       ; ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; err_sq_gen:err_sq_gen_mod|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr_gen_max:lfsr_data_mod"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seq_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_gen:clk_gen_mod"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sam_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sym_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 223                 ; 223              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                             ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                ; Details                                                                                                                                             ;
+--------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; acc_dc_err_out[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[0]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[0]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[10]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[10]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[11]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[11]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[12]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[12]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[13]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[13]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[14]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[14]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[15]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[15]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[16]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[16]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[17]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[17]     ; N/A                                                                                                                                                 ;
; acc_dc_err_out[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[1]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[1]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[2]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[2]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[3]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[3]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[4]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[4]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[5]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[5]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[6]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[6]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[7]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[7]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[8]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[8]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[9]      ; N/A                                                                                                                                                 ;
; acc_dc_err_out[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_dc_gen:err_dc_gen_mod|acc_dc_err_out[9]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[0]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[0]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[10]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[10]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[11]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[11]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[12]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[12]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[13]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[13]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[14]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[14]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[15]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[15]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[16]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[16]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[17]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[17]     ; N/A                                                                                                                                                 ;
; acc_sq_err_out[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[1]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[1]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[2]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[2]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[3]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[3]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[4]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[4]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[5]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[5]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[6]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[6]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[7]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[7]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[8]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[8]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[9]      ; N/A                                                                                                                                                 ;
; acc_sq_err_out[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; err_sq_gen:err_sq_gen_mod|acc_sq_err_out[9]      ; N/A                                                                                                                                                 ;
; avg_power_out[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[0]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[0]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[10]                                ; N/A                                                                                                                                                 ;
; avg_power_out[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[10]                                ; N/A                                                                                                                                                 ;
; avg_power_out[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[11]                                ; N/A                                                                                                                                                 ;
; avg_power_out[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[11]                                ; N/A                                                                                                                                                 ;
; avg_power_out[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[12]                                ; N/A                                                                                                                                                 ;
; avg_power_out[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[12]                                ; N/A                                                                                                                                                 ;
; avg_power_out[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[13]                                ; N/A                                                                                                                                                 ;
; avg_power_out[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[13]                                ; N/A                                                                                                                                                 ;
; avg_power_out[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[14]                                ; N/A                                                                                                                                                 ;
; avg_power_out[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[14]                                ; N/A                                                                                                                                                 ;
; avg_power_out[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[15]                                ; N/A                                                                                                                                                 ;
; avg_power_out[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[15]                                ; N/A                                                                                                                                                 ;
; avg_power_out[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[16]                                ; N/A                                                                                                                                                 ;
; avg_power_out[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[16]                                ; N/A                                                                                                                                                 ;
; avg_power_out[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[17]                                ; N/A                                                                                                                                                 ;
; avg_power_out[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[17]                                ; N/A                                                                                                                                                 ;
; avg_power_out[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[1]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[1]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[2]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[2]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[3]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[3]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[4]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[4]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[5]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[5]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[6]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[6]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[7]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[7]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[8]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[8]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[9]                                 ; N/A                                                                                                                                                 ;
; avg_power_out[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; avg_power_out[9]                                 ; N/A                                                                                                                                                 ;
; data_stream_in[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[0]                                ; N/A                                                                                                                                                 ;
; data_stream_in[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[0]                                ; N/A                                                                                                                                                 ;
; data_stream_in[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[1]           ; N/A                                                                                                                                                 ;
; data_stream_in[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[1]           ; N/A                                                                                                                                                 ;
; data_stream_in[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[2]           ; N/A                                                                                                                                                 ;
; data_stream_in[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[2]           ; N/A                                                                                                                                                 ;
; data_stream_in[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[3]           ; N/A                                                                                                                                                 ;
; data_stream_in[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|LFSR_reg[3]           ; N/A                                                                                                                                                 ;
; data_stream_out[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; slicer_4_ask:slicer_4_ask_mod|sym_out[0]         ; N/A                                                                                                                                                 ;
; data_stream_out[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; slicer_4_ask:slicer_4_ask_mod|sym_out[0]         ; N/A                                                                                                                                                 ;
; data_stream_out[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; slicer_4_ask:slicer_4_ask_mod|sym_out[1]         ; N/A                                                                                                                                                 ;
; data_stream_out[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; slicer_4_ask:slicer_4_ask_mod|sym_out[1]         ; N/A                                                                                                                                                 ;
; diff_err[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~0                                           ; N/A                                                                                                                                                 ;
; diff_err[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~0                                           ; N/A                                                                                                                                                 ;
; diff_err[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~20                                          ; N/A                                                                                                                                                 ;
; diff_err[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~20                                          ; N/A                                                                                                                                                 ;
; diff_err[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~22                                          ; N/A                                                                                                                                                 ;
; diff_err[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~22                                          ; N/A                                                                                                                                                 ;
; diff_err[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~24                                          ; N/A                                                                                                                                                 ;
; diff_err[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~24                                          ; N/A                                                                                                                                                 ;
; diff_err[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~26                                          ; N/A                                                                                                                                                 ;
; diff_err[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~26                                          ; N/A                                                                                                                                                 ;
; diff_err[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~28                                          ; N/A                                                                                                                                                 ;
; diff_err[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~28                                          ; N/A                                                                                                                                                 ;
; diff_err[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~30                                          ; N/A                                                                                                                                                 ;
; diff_err[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~30                                          ; N/A                                                                                                                                                 ;
; diff_err[16]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~32                                          ; N/A                                                                                                                                                 ;
; diff_err[16]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~32                                          ; N/A                                                                                                                                                 ;
; diff_err[17]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~34                                          ; N/A                                                                                                                                                 ;
; diff_err[17]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~34                                          ; N/A                                                                                                                                                 ;
; diff_err[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~2                                           ; N/A                                                                                                                                                 ;
; diff_err[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~2                                           ; N/A                                                                                                                                                 ;
; diff_err[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~4                                           ; N/A                                                                                                                                                 ;
; diff_err[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~4                                           ; N/A                                                                                                                                                 ;
; diff_err[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~6                                           ; N/A                                                                                                                                                 ;
; diff_err[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~6                                           ; N/A                                                                                                                                                 ;
; diff_err[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~8                                           ; N/A                                                                                                                                                 ;
; diff_err[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~8                                           ; N/A                                                                                                                                                 ;
; diff_err[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~10                                          ; N/A                                                                                                                                                 ;
; diff_err[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~10                                          ; N/A                                                                                                                                                 ;
; diff_err[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~12                                          ; N/A                                                                                                                                                 ;
; diff_err[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~12                                          ; N/A                                                                                                                                                 ;
; diff_err[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~14                                          ; N/A                                                                                                                                                 ;
; diff_err[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~14                                          ; N/A                                                                                                                                                 ;
; diff_err[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~16                                          ; N/A                                                                                                                                                 ;
; diff_err[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~16                                          ; N/A                                                                                                                                                 ;
; diff_err[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~18                                          ; N/A                                                                                                                                                 ;
; diff_err[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Add0~18                                          ; N/A                                                                                                                                                 ;
; inphase_in[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[0]                                    ; N/A                                                                                                                                                 ;
; inphase_in[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[0]                                    ; N/A                                                                                                                                                 ;
; inphase_in[10]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[10]                                   ; N/A                                                                                                                                                 ;
; inphase_in[10]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[10]                                   ; N/A                                                                                                                                                 ;
; inphase_in[11]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[11]                                   ; N/A                                                                                                                                                 ;
; inphase_in[11]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[11]                                   ; N/A                                                                                                                                                 ;
; inphase_in[12]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[12]                                   ; N/A                                                                                                                                                 ;
; inphase_in[12]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[12]                                   ; N/A                                                                                                                                                 ;
; inphase_in[13]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[13]                                   ; N/A                                                                                                                                                 ;
; inphase_in[13]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[13]                                   ; N/A                                                                                                                                                 ;
; inphase_in[14]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[14]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[15]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[0]                                ; N/A                                                                                                                                                 ;
; inphase_in[15]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[0]                                ; N/A                                                                                                                                                 ;
; inphase_in[16]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[16]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[17]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[17]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_stream_in[1]                                ; N/A                                                                                                                                                 ;
; inphase_in[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[1]                                    ; N/A                                                                                                                                                 ;
; inphase_in[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[1]                                    ; N/A                                                                                                                                                 ;
; inphase_in[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[2]                                    ; N/A                                                                                                                                                 ;
; inphase_in[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[2]                                    ; N/A                                                                                                                                                 ;
; inphase_in[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[3]                                    ; N/A                                                                                                                                                 ;
; inphase_in[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[3]                                    ; N/A                                                                                                                                                 ;
; inphase_in[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[4]                                    ; N/A                                                                                                                                                 ;
; inphase_in[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[4]                                    ; N/A                                                                                                                                                 ;
; inphase_in[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[5]                                    ; N/A                                                                                                                                                 ;
; inphase_in[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[5]                                    ; N/A                                                                                                                                                 ;
; inphase_in[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[6]                                    ; N/A                                                                                                                                                 ;
; inphase_in[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[6]                                    ; N/A                                                                                                                                                 ;
; inphase_in[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[7]                                    ; N/A                                                                                                                                                 ;
; inphase_in[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[7]                                    ; N/A                                                                                                                                                 ;
; inphase_in[8]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[8]                                    ; N/A                                                                                                                                                 ;
; inphase_in[8]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[8]                                    ; N/A                                                                                                                                                 ;
; inphase_in[9]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[9]                                    ; N/A                                                                                                                                                 ;
; inphase_in[9]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_in[9]                                    ; N/A                                                                                                                                                 ;
; inphase_out[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][0]    ; N/A                                                                                                                                                 ;
; inphase_out[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][0]    ; N/A                                                                                                                                                 ;
; inphase_out[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][10]   ; N/A                                                                                                                                                 ;
; inphase_out[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][10]   ; N/A                                                                                                                                                 ;
; inphase_out[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][11]   ; N/A                                                                                                                                                 ;
; inphase_out[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][11]   ; N/A                                                                                                                                                 ;
; inphase_out[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][12]   ; N/A                                                                                                                                                 ;
; inphase_out[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][12]   ; N/A                                                                                                                                                 ;
; inphase_out[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][13]   ; N/A                                                                                                                                                 ;
; inphase_out[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][13]   ; N/A                                                                                                                                                 ;
; inphase_out[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][14]   ; N/A                                                                                                                                                 ;
; inphase_out[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][14]   ; N/A                                                                                                                                                 ;
; inphase_out[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][15]   ; N/A                                                                                                                                                 ;
; inphase_out[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][15]   ; N/A                                                                                                                                                 ;
; inphase_out[16]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][16]   ; N/A                                                                                                                                                 ;
; inphase_out[16]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][16]   ; N/A                                                                                                                                                 ;
; inphase_out[17]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][17]   ; N/A                                                                                                                                                 ;
; inphase_out[17]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][17]   ; N/A                                                                                                                                                 ;
; inphase_out[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][1]    ; N/A                                                                                                                                                 ;
; inphase_out[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][1]    ; N/A                                                                                                                                                 ;
; inphase_out[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][2]    ; N/A                                                                                                                                                 ;
; inphase_out[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][2]    ; N/A                                                                                                                                                 ;
; inphase_out[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][3]    ; N/A                                                                                                                                                 ;
; inphase_out[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][3]    ; N/A                                                                                                                                                 ;
; inphase_out[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][4]    ; N/A                                                                                                                                                 ;
; inphase_out[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][4]    ; N/A                                                                                                                                                 ;
; inphase_out[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][5]    ; N/A                                                                                                                                                 ;
; inphase_out[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][5]    ; N/A                                                                                                                                                 ;
; inphase_out[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][6]    ; N/A                                                                                                                                                 ;
; inphase_out[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][6]    ; N/A                                                                                                                                                 ;
; inphase_out[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][7]    ; N/A                                                                                                                                                 ;
; inphase_out[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][7]    ; N/A                                                                                                                                                 ;
; inphase_out[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][8]    ; N/A                                                                                                                                                 ;
; inphase_out[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][8]    ; N/A                                                                                                                                                 ;
; inphase_out[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][9]    ; N/A                                                                                                                                                 ;
; inphase_out[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MER_device:bbx_mer15|delay_chain:dc_I|d[1][9]    ; N/A                                                                                                                                                 ;
; inphase_out_mapped[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[0]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[0]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[10]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[10]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[11]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[11]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[12]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[12]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[13]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[13]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[14]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[14]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[15]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[15]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[16]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[16]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[17]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[17]                           ; N/A                                                                                                                                                 ;
; inphase_out_mapped[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[1]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[1]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[2]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[2]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[3]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[3]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[4]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[4]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[5]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[5]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[6]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[6]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[7]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[7]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[8]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[8]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[9]                            ; N/A                                                                                                                                                 ;
; inphase_out_mapped[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inphase_out_mapped[9]                            ; N/A                                                                                                                                                 ;
; lfsr_counter[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_counter[0]                                  ; N/A                                                                                                                                                 ;
; lfsr_counter[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_counter[0]                                  ; N/A                                                                                                                                                 ;
; lfsr_counter[10]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[10]      ; N/A                                                                                                                                                 ;
; lfsr_counter[10]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[10]      ; N/A                                                                                                                                                 ;
; lfsr_counter[11]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[11]      ; N/A                                                                                                                                                 ;
; lfsr_counter[11]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[11]      ; N/A                                                                                                                                                 ;
; lfsr_counter[12]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[12]      ; N/A                                                                                                                                                 ;
; lfsr_counter[12]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[12]      ; N/A                                                                                                                                                 ;
; lfsr_counter[13]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[13]      ; N/A                                                                                                                                                 ;
; lfsr_counter[13]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[13]      ; N/A                                                                                                                                                 ;
; lfsr_counter[14]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[14]      ; N/A                                                                                                                                                 ;
; lfsr_counter[14]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[14]      ; N/A                                                                                                                                                 ;
; lfsr_counter[15]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[15]      ; N/A                                                                                                                                                 ;
; lfsr_counter[15]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[15]      ; N/A                                                                                                                                                 ;
; lfsr_counter[16]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[16]      ; N/A                                                                                                                                                 ;
; lfsr_counter[16]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[16]      ; N/A                                                                                                                                                 ;
; lfsr_counter[17]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[17]      ; N/A                                                                                                                                                 ;
; lfsr_counter[17]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[17]      ; N/A                                                                                                                                                 ;
; lfsr_counter[18]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[18]      ; N/A                                                                                                                                                 ;
; lfsr_counter[18]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[18]      ; N/A                                                                                                                                                 ;
; lfsr_counter[19]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[19]      ; N/A                                                                                                                                                 ;
; lfsr_counter[19]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[19]      ; N/A                                                                                                                                                 ;
; lfsr_counter[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[1]       ; N/A                                                                                                                                                 ;
; lfsr_counter[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[1]       ; N/A                                                                                                                                                 ;
; lfsr_counter[20]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[20]      ; N/A                                                                                                                                                 ;
; lfsr_counter[20]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[20]      ; N/A                                                                                                                                                 ;
; lfsr_counter[21]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[21]      ; N/A                                                                                                                                                 ;
; lfsr_counter[21]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[21]      ; N/A                                                                                                                                                 ;
; lfsr_counter[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[2]       ; N/A                                                                                                                                                 ;
; lfsr_counter[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[2]       ; N/A                                                                                                                                                 ;
; lfsr_counter[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[3]       ; N/A                                                                                                                                                 ;
; lfsr_counter[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[3]       ; N/A                                                                                                                                                 ;
; lfsr_counter[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[4]       ; N/A                                                                                                                                                 ;
; lfsr_counter[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[4]       ; N/A                                                                                                                                                 ;
; lfsr_counter[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[5]       ; N/A                                                                                                                                                 ;
; lfsr_counter[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[5]       ; N/A                                                                                                                                                 ;
; lfsr_counter[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[6]       ; N/A                                                                                                                                                 ;
; lfsr_counter[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[6]       ; N/A                                                                                                                                                 ;
; lfsr_counter[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[7]       ; N/A                                                                                                                                                 ;
; lfsr_counter[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[7]       ; N/A                                                                                                                                                 ;
; lfsr_counter[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[8]       ; N/A                                                                                                                                                 ;
; lfsr_counter[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[8]       ; N/A                                                                                                                                                 ;
; lfsr_counter[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[9]       ; N/A                                                                                                                                                 ;
; lfsr_counter[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|lfsr_counter[9]       ; N/A                                                                                                                                                 ;
; lfsr_cycle_out                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|cycle_out_once        ; N/A                                                                                                                                                 ;
; lfsr_cycle_out                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|cycle_out_once        ; N/A                                                                                                                                                 ;
; lfsr_cycle_out_periodic                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|cycle_out_periodic    ; N/A                                                                                                                                                 ;
; lfsr_cycle_out_periodic                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lfsr_gen_max:lfsr_data_mod|cycle_out_periodic    ; N/A                                                                                                                                                 ;
; ref_level[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[0]     ; N/A                                                                                                                                                 ;
; ref_level[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[0]     ; N/A                                                                                                                                                 ;
; ref_level[10]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[10]    ; N/A                                                                                                                                                 ;
; ref_level[10]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[10]    ; N/A                                                                                                                                                 ;
; ref_level[11]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[11]    ; N/A                                                                                                                                                 ;
; ref_level[11]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[11]    ; N/A                                                                                                                                                 ;
; ref_level[12]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[12]    ; N/A                                                                                                                                                 ;
; ref_level[12]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[12]    ; N/A                                                                                                                                                 ;
; ref_level[13]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[13]    ; N/A                                                                                                                                                 ;
; ref_level[13]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[13]    ; N/A                                                                                                                                                 ;
; ref_level[14]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[14]    ; N/A                                                                                                                                                 ;
; ref_level[14]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[14]    ; N/A                                                                                                                                                 ;
; ref_level[15]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[15]    ; N/A                                                                                                                                                 ;
; ref_level[15]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[15]    ; N/A                                                                                                                                                 ;
; ref_level[16]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[16]    ; N/A                                                                                                                                                 ;
; ref_level[16]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[16]    ; N/A                                                                                                                                                 ;
; ref_level[17]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[17]    ; N/A                                                                                                                                                 ;
; ref_level[17]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[17]    ; N/A                                                                                                                                                 ;
; ref_level[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[1]     ; N/A                                                                                                                                                 ;
; ref_level[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[1]     ; N/A                                                                                                                                                 ;
; ref_level[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[2]     ; N/A                                                                                                                                                 ;
; ref_level[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[2]     ; N/A                                                                                                                                                 ;
; ref_level[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[3]     ; N/A                                                                                                                                                 ;
; ref_level[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[3]     ; N/A                                                                                                                                                 ;
; ref_level[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[4]     ; N/A                                                                                                                                                 ;
; ref_level[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[4]     ; N/A                                                                                                                                                 ;
; ref_level[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[5]     ; N/A                                                                                                                                                 ;
; ref_level[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[5]     ; N/A                                                                                                                                                 ;
; ref_level[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[6]     ; N/A                                                                                                                                                 ;
; ref_level[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[6]     ; N/A                                                                                                                                                 ;
; ref_level[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[7]     ; N/A                                                                                                                                                 ;
; ref_level[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[7]     ; N/A                                                                                                                                                 ;
; ref_level[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[8]     ; N/A                                                                                                                                                 ;
; ref_level[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[8]     ; N/A                                                                                                                                                 ;
; ref_level[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[9]     ; N/A                                                                                                                                                 ;
; ref_level[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|ref_level[9]     ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[0]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[0]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[10] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[10] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[11] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[11] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[12] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[12] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[13] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[13] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[14] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[14] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[15] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[15] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[16] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[16] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[17] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[17] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[18] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[18] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[19] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[19] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[1]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[1]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[20] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[20] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[21] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[21] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[22] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[22] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[23] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[23] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[24] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[24] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[25] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[25] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[26] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[26] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[27] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[27] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[28] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[28] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[29] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[29] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[2]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[2]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[30] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[30] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[31] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[31] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[32] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[32] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[33] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[33] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[34] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[34] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[35] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[35] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[36] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[36] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[36] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[36] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[37] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[37] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[37] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[37] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[38] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[38] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[38] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[38] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[39] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[39] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[39] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[39] ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[3]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[3]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[4]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[4]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[5]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[5]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[6]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[6]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[7]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[7]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[8]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[8]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[9]  ; N/A                                                                                                                                                 ;
; ref_level_gen:ref_level_gen_mod|acc_full_reg[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ref_level_gen:ref_level_gen_mod|acc_full_reg[9]  ; N/A                                                                                                                                                 ;
; sam_clk_ena                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sam_clk_ena                                      ; N/A                                                                                                                                                 ;
; sam_clk_ena                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sam_clk_ena                                      ; N/A                                                                                                                                                 ;
; sym_clk_ena                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_clk_ena                                      ; N/A                                                                                                                                                 ;
; sym_clk_ena                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_clk_ena                                      ; N/A                                                                                                                                                 ;
; sym_correct                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_correct                                      ; N/A                                                                                                                                                 ;
; sym_correct                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_correct                                      ; N/A                                                                                                                                                 ;
; sym_error                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_error                                        ; N/A                                                                                                                                                 ;
; sym_error                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sym_error                                        ; N/A                                                                                                                                                 ;
; sym_in_delay[0]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[0]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[1]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[1]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[2]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[2]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[3]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[3]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[4]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sym_in_delay[4]                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; sys_clk                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_gen:clk_gen_mod|sys_clk                      ; N/A                                                                                                                                                 ;
+--------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 22 13:08:00 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v
    Info (12023): Found entity 1: ref_level_test
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v
    Info (12023): Found entity 1: lfsr_gen_max
Info (12021): Found 1 design units, including 1 entities, in source file MER_device_15.qxp
    Info (12023): Found entity 1: MER_device
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v
    Info (12023): Found entity 1: srrc_tx_lut_flt
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v
    Info (12023): Found entity 1: srrc_tx_flt
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v
    Info (12023): Found entity 1: srrc_rx_flt
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v
    Info (12023): Found entity 1: slicer_4_ask
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v
    Info (12023): Found entity 1: ref_level_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v
    Info (12023): Found entity 1: mapper_16_qam
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v
    Info (12023): Found entity 1: mapper_4_ask_ref
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v
    Info (12023): Found entity 1: err_sq_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v
    Info (12023): Found entity 1: err_dc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file d2_exam_top.v
    Info (12023): Found entity 1: d2_exam_top
Info (12127): Elaborating entity "d2_exam_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at d2_exam_top.v(42): object "registered_ADC_B" assigned a value but never read
Warning (10858): Verilog HDL warning at d2_exam_top.v(44): object DAC_OUT used but never assigned
Warning (10036): Verilog HDL or VHDL warning at d2_exam_top.v(113): object "lfsr_counter_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at d2_exam_top.v(137): object "avg_power_out" assigned a value but never read
Warning (10030): Net "PRE_DAC" at d2_exam_top.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "DAC_OUT" at d2_exam_top.v(44) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "MER_device" for hierarchy "MER_device:bbx_mer15"
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_mod"
Info (12128): Elaborating entity "lfsr_gen_max" for hierarchy "lfsr_gen_max:lfsr_data_mod"
Warning (10230): Verilog HDL assignment warning at lfsr_gen_max.v(97): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "mapper_16_qam" for hierarchy "mapper_16_qam:mapper_16_qam_mod"
Info (12128): Elaborating entity "ref_level_gen" for hierarchy "ref_level_gen:ref_level_gen_mod"
Warning (10230): Verilog HDL assignment warning at ref_level_gen.v(45): truncated value with size 40 to match size of target (18)
Info (12128): Elaborating entity "slicer_4_ask" for hierarchy "slicer_4_ask:slicer_4_ask_mod"
Info (12128): Elaborating entity "mapper_4_ask_ref" for hierarchy "mapper_4_ask_ref:mapper_4_ask_mod"
Warning (10036): Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object "SYMBOL_P2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object "SYMBOL_P1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object "SYMBOL_N1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object "SYMBOL_N2" assigned a value but never read
Info (12128): Elaborating entity "err_sq_gen" for hierarchy "err_sq_gen:err_sq_gen_mod"
Info (12128): Elaborating entity "err_dc_gen" for hierarchy "err_dc_gen:err_dc_gen_mod"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9424.tdf
    Info (12023): Found entity 1: altsyncram_9424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ref_level_gen:ref_level_gen_mod|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ref_level_gen:ref_level_gen_mod|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "err_sq_gen:err_sq_gen_mod|Mult0"
Info (12130): Elaborated megafunction instantiation "ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ref_level_gen:ref_level_gen_mod|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf
    Info (12023): Found entity 1: mult_c6t
Info (12130): Elaborated megafunction instantiation "ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "ref_level_gen:ref_level_gen_mod|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0at.tdf
    Info (12023): Found entity 1: mult_0at
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at VCC
    Warning (13410): Pin "ADC_OEB_B" is stuck at VCC
    Warning (13410): Pin "DAC_MODE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lfsr_counter[9]"
    Info (17048): Logic cell "lfsr_counter[8]"
    Info (17048): Logic cell "lfsr_counter[7]"
    Info (17048): Logic cell "lfsr_counter[6]"
    Info (17048): Logic cell "lfsr_counter[5]"
    Info (17048): Logic cell "lfsr_counter[4]"
    Info (17048): Logic cell "lfsr_counter[3]"
    Info (17048): Logic cell "lfsr_counter[2]"
    Info (17048): Logic cell "lfsr_counter[1]"
    Info (17048): Logic cell "lfsr_counter[10]"
    Info (17048): Logic cell "lfsr_counter[11]"
    Info (17048): Logic cell "lfsr_counter[12]"
    Info (17048): Logic cell "lfsr_counter[13]"
    Info (17048): Logic cell "lfsr_counter[14]"
    Info (17048): Logic cell "lfsr_counter[15]"
    Info (17048): Logic cell "lfsr_counter[16]"
    Info (17048): Logic cell "lfsr_counter[17]"
    Info (17048): Logic cell "lfsr_counter[18]"
    Info (17048): Logic cell "lfsr_counter[19]"
    Info (17048): Logic cell "lfsr_counter[20]"
    Info (17048): Logic cell "lfsr_counter[21]"
    Info (17048): Logic cell "data_stream_in[1]"
    Info (17048): Logic cell "data_stream_in[2]"
    Info (17048): Logic cell "data_stream_in[3]"
    Info (17048): Logic cell "data_stream_out[0]"
    Info (17048): Logic cell "data_stream_out[1]"
    Info (17048): Logic cell "diff_err[0]"
    Info (17048): Logic cell "diff_err[10]"
    Info (17048): Logic cell "diff_err[11]"
    Info (17048): Logic cell "diff_err[12]"
    Info (17048): Logic cell "diff_err[13]"
    Info (17048): Logic cell "diff_err[14]"
    Info (17048): Logic cell "diff_err[15]"
    Info (17048): Logic cell "diff_err[16]"
    Info (17048): Logic cell "diff_err[17]"
    Info (17048): Logic cell "diff_err[1]"
    Info (17048): Logic cell "diff_err[2]"
    Info (17048): Logic cell "diff_err[3]"
    Info (17048): Logic cell "diff_err[4]"
    Info (17048): Logic cell "diff_err[5]"
    Info (17048): Logic cell "diff_err[6]"
    Info (17048): Logic cell "diff_err[7]"
    Info (17048): Logic cell "diff_err[8]"
    Info (17048): Logic cell "diff_err[9]"
    Info (17048): Logic cell "inphase_in[14]"
    Info (17048): Logic cell "inphase_in[15]"
    Info (17048): Logic cell "inphase_in[16]"
    Info (17048): Logic cell "inphase_in[17]"
    Info (17048): Logic cell "inphase_out[0]"
    Info (17048): Logic cell "inphase_out[10]"
    Info (17048): Logic cell "inphase_out[11]"
    Info (17048): Logic cell "inphase_out[12]"
    Info (17048): Logic cell "inphase_out[13]"
    Info (17048): Logic cell "inphase_out[14]"
    Info (17048): Logic cell "inphase_out[15]"
    Info (17048): Logic cell "inphase_out[16]"
    Info (17048): Logic cell "inphase_out[17]"
    Info (17048): Logic cell "inphase_out[1]"
    Info (17048): Logic cell "inphase_out[2]"
    Info (17048): Logic cell "inphase_out[3]"
    Info (17048): Logic cell "inphase_out[4]"
    Info (17048): Logic cell "inphase_out[5]"
    Info (17048): Logic cell "inphase_out[6]"
    Info (17048): Logic cell "inphase_out[7]"
    Info (17048): Logic cell "inphase_out[8]"
    Info (17048): Logic cell "inphase_out[9]"
    Info (17048): Logic cell "lfsr_cycle_out"
    Info (17048): Logic cell "lfsr_cycle_out_periodic"
    Info (17048): Logic cell "ref_level[0]"
    Info (17048): Logic cell "ref_level[10]"
    Info (17048): Logic cell "ref_level[11]"
    Info (17048): Logic cell "ref_level[12]"
    Info (17048): Logic cell "ref_level[13]"
    Info (17048): Logic cell "ref_level[14]"
    Info (17048): Logic cell "ref_level[15]"
    Info (17048): Logic cell "ref_level[16]"
    Info (17048): Logic cell "ref_level[17]"
    Info (17048): Logic cell "ref_level[1]"
    Info (17048): Logic cell "ref_level[2]"
    Info (17048): Logic cell "ref_level[3]"
    Info (17048): Logic cell "ref_level[4]"
    Info (17048): Logic cell "ref_level[5]"
    Info (17048): Logic cell "ref_level[6]"
    Info (17048): Logic cell "ref_level[7]"
    Info (17048): Logic cell "ref_level[8]"
    Info (17048): Logic cell "ref_level[9]"
    Info (17048): Logic cell "avg_power[0]"
    Info (17048): Logic cell "avg_power[17]"
    Info (17048): Logic cell "avg_power[16]"
    Info (17048): Logic cell "avg_power[15]"
    Info (17048): Logic cell "avg_power[14]"
    Info (17048): Logic cell "avg_power[13]"
    Info (17048): Logic cell "avg_power[12]"
    Info (17048): Logic cell "avg_power[11]"
    Info (17048): Logic cell "avg_power[10]"
    Info (17048): Logic cell "avg_power[9]"
    Info (17048): Logic cell "avg_power[8]"
    Info (17048): Logic cell "avg_power[7]"
    Info (17048): Logic cell "avg_power[6]"
    Info (17048): Logic cell "avg_power[5]"
    Info (17048): Logic cell "avg_power[4]"
    Info (17048): Logic cell "avg_power[3]"
    Info (17048): Logic cell "avg_power[2]"
    Info (17048): Logic cell "avg_power[1]"
    Info (17048): Logic cell "quadrature_in[14]"
    Info (17048): Logic cell "quadrature_in[15]"
    Info (17048): Logic cell "quadrature_in[16]"
    Info (17048): Logic cell "quadrature_in[17]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 437 of its 447 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections.
Info (35026): Attempting to remove 152 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|sam_en~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|sam_en"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[0]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[0]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[1]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[1]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[2]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[2]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[3]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[3]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[4]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[4]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[5]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[5]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[6]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[6]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[7]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[7]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[8]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[8]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[9]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[9]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[10]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[10]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[11]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[11]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[12]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[12]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[13]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[13]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[14]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[14]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[15]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[15]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[16]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[16]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[17]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_out[17]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[0]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[0]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[1]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[1]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[2]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[2]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[3]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[3]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[4]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[4]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[5]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[5]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[6]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[6]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[7]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[7]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[8]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[8]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[9]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[9]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[10]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[10]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[11]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[11]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[12]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[12]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[13]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[13]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[14]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[14]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[15]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[15]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[16]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[16]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[17]~output"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_out[17]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|sym_en~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|sym_en"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|clk~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|clk"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|reset~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|reset"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[0]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[0]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[0]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[0]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[1]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[1]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[2]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[2]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[3]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[3]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[4]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[4]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[5]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[5]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[6]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[6]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[7]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[7]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[8]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[8]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[9]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[9]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[10]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[10]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[11]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[11]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[12]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[12]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[13]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[13]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[14]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[14]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[15]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[15]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[16]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[16]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[17]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|I_in[17]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[1]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[1]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[2]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[2]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[3]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[3]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[4]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[4]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[5]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[5]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[6]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[6]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[7]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[7]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[8]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[8]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[9]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[9]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[10]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[10]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[11]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[11]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[12]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[12]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[13]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[13]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[14]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[14]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[15]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[15]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[16]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[16]"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[17]~input"
    Info (35027): Removed I/O cell "MER_device:bbx_mer15|Q_in[17]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 264 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "quadrature_in[0]"
    Info (35004): Node: "quadrature_in[1]"
    Info (35004): Node: "quadrature_in[2]"
    Info (35004): Node: "quadrature_in[3]"
    Info (35004): Node: "quadrature_in[4]"
    Info (35004): Node: "quadrature_in[5]"
    Info (35004): Node: "quadrature_in[6]"
    Info (35004): Node: "quadrature_in[7]"
    Info (35004): Node: "quadrature_in[8]"
    Info (35004): Node: "quadrature_in[9]"
    Info (35004): Node: "quadrature_in[10]"
    Info (35004): Node: "quadrature_in[11]"
    Info (35004): Node: "quadrature_in[12]"
    Info (35004): Node: "quadrature_in[13]"
    Info (35004): Node: "quadrature_in[14]"
    Info (35004): Node: "quadrature_in[15]"
    Info (35004): Node: "quadrature_in[16]"
    Info (35004): Node: "quadrature_in[17]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[17]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[18]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[19]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[20]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[21]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[22]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[23]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[24]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[25]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[26]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[27]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[28]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[29]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[30]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[31]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[32]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[33]"
    Info (35004): Node: "MER_device:bbx_mer15|sum_Q[34]"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult5|mult_46t:auto_generated|mac_out2"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult4|mult_66t:auto_generated|mac_out2"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult3|mult_v9t:auto_generated|mac_out2"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult5|mult_46t:auto_generated|mac_mult1"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult4|mult_66t:auto_generated|mac_mult1"
    Info (35004): Node: "MER_device:bbx_mer15|lpm_mult:Mult3|mult_v9t:auto_generated|mac_mult1"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][0]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][1]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][2]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][3]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][4]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][5]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][6]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][7]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][8]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][9]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][10]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][11]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][12]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][13]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][14]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][15]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][16]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[1][17]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][0]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][1]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][2]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][3]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][4]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][5]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][6]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][7]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][8]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][9]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][10]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][11]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][12]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][13]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][14]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][15]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][16]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_chain:dc_Q|d[0][17]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][0]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][0]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][1]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][2]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][3]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][4]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][5]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][6]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][7]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][8]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][9]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][10]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][11]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][12]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][13]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][14]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][15]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][16]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[2][17]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][0]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][1]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][2]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][3]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][4]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][5]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][6]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][7]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][8]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][9]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][10]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][11]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][12]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][13]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][14]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][15]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][16]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[1][17]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][1]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][2]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][3]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][4]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][5]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][6]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][7]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][8]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][9]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][10]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][11]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][12]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][13]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][14]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][15]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][16]"
    Info (35004): Node: "MER_device:bbx_mer15|delay_Q[0][17]"
Info (21057): Implemented 4848 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 100 output pins
    Info (21061): Implemented 4458 logic cells
    Info (21064): Implemented 223 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 453 megabytes
    Info: Processing ended: Wed Feb 22 13:08:19 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:14


