

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Apr 20 19:51:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |                                              |                                   |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
        |                   Instance                   |               Module              |   min   |         max         |    min    |     max     | min |         max         |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |grp_example_Pipeline_1_fu_160                 |example_Pipeline_1                 |        4|  4611686018427387904|  20.000 ns|  2.3e+10 sec|    4|  4611686018427387904|       no|
        |grp_example_Pipeline_2_fu_169                 |example_Pipeline_2                 |      131|                  131|   0.655 us|     0.655 us|  131|                  131|       no|
        |grp_example_Pipeline_VITIS_LOOP_179_1_fu_177  |example_Pipeline_VITIS_LOOP_179_1  |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_dec_fu_183                                |dec                                |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_example_Pipeline_3_fu_196                 |example_Pipeline_3                 |      131|                  131|   0.655 us|     0.655 us|  131|                  131|       no|
        |grp_enc_fu_204                                |enc                                |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_example_Pipeline_5_fu_217                 |example_Pipeline_5                 |      131|                  131|   0.655 us|     0.655 us|  131|                  131|       no|
        |grp_example_Pipeline_6_fu_225                 |example_Pipeline_6                 |        5|  4611686018427387904|  25.000 ns|  2.3e+10 sec|    5|  4611686018427387904|       no|
        +----------------------------------------------+-----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     -|    14735|    34698|    0|
|Memory               |       28|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      676|    -|
|Register             |        -|     -|      431|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       44|     0|    15166|    35404|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|     0|        1|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |BUS_A_s_axi_U                                 |BUS_A_s_axi                        |        0|   0|   252|    424|    0|
    |grp_dec_fu_183                                |dec                                |        8|   0|  6569|  15601|    0|
    |grp_enc_fu_204                                |enc                                |        8|   0|  6569|  15601|    0|
    |grp_example_Pipeline_1_fu_160                 |example_Pipeline_1                 |        0|   0|   223|    146|    0|
    |grp_example_Pipeline_2_fu_169                 |example_Pipeline_2                 |        0|   0|    60|    544|    0|
    |grp_example_Pipeline_3_fu_196                 |example_Pipeline_3                 |        0|   0|    48|    498|    0|
    |grp_example_Pipeline_5_fu_217                 |example_Pipeline_5                 |        0|   0|    48|    498|    0|
    |grp_example_Pipeline_6_fu_225                 |example_Pipeline_6                 |        0|   0|   163|    146|    0|
    |grp_example_Pipeline_VITIS_LOOP_179_1_fu_177  |example_Pipeline_VITIS_LOOP_179_1  |        0|   0|    39|    122|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        0|   0|   764|   1118|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |Total                                         |                                   |       16|   0| 14735|  34698|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |buff_U         |buff_RAM_AUTO_1R1W         |       16|  0|   0|    0|  250001|   32|     1|      8000032|
    |crypto_buff_U  |crypto_buff_RAM_AUTO_1R1W  |        4|  0|   0|    0|     128|  128|     1|        16384|
    |ct_U           |ct_RAM_AUTO_1R1W           |        4|  0|   0|    0|     128|  128|     1|        16384|
    |pt_U           |ct_RAM_AUTO_1R1W           |        4|  0|   0|    0|     128|  128|     1|        16384|
    +---------------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total          |                           |       28|  0|   0|    0|  250385|  416|     4|      8049184|
    +---------------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state42                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln172_fu_249_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state19_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          37|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  189|         43|    1|         43|
    |buff_address0         |   20|          4|   18|         72|
    |buff_ce0              |   20|          4|    1|          4|
    |buff_ce1              |    9|          2|    1|          2|
    |buff_d0               |   14|          3|   32|         96|
    |buff_we0              |   14|          3|    1|          3|
    |crypto_buff_address0  |   20|          4|    7|         28|
    |crypto_buff_ce0       |   20|          4|    1|          4|
    |crypto_buff_we0       |    9|          2|   16|         32|
    |ct_address0           |   14|          3|    7|         21|
    |ct_ce0                |   14|          3|    1|          3|
    |ct_we0                |    9|          2|    1|          2|
    |gmem_ARADDR           |   26|          5|   64|        320|
    |gmem_ARLEN            |   26|          5|   32|        160|
    |gmem_ARVALID          |   20|          4|    1|          4|
    |gmem_AWADDR           |   31|          6|   64|        384|
    |gmem_AWLEN            |   31|          6|   32|        192|
    |gmem_AWVALID          |   26|          5|    1|          5|
    |gmem_BREADY           |   26|          5|    1|          5|
    |gmem_RREADY           |   14|          3|    1|          3|
    |gmem_WDATA            |   20|          4|   32|        128|
    |gmem_WSTRB            |   20|          4|    4|         16|
    |gmem_WVALID           |   20|          4|    1|          4|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |pt_address0           |   14|          3|    7|         21|
    |pt_ce0                |   14|          3|    1|          3|
    |pt_we0                |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  676|        142|  332|       1563|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_316                                             |  64|   0|   64|          0|
    |ap_CS_fsm                                                  |  42|   0|   42|          0|
    |crypto_read_reg_311                                        |  64|   0|   64|          0|
    |enc_size_read_reg_296                                      |  32|   0|   32|          0|
    |gmem_addr_1_reg_338                                        |  64|   0|   64|          0|
    |grp_dec_fu_183_ap_start_reg                                |   1|   0|    1|          0|
    |grp_enc_fu_204_ap_start_reg                                |   1|   0|    1|          0|
    |grp_example_Pipeline_1_fu_160_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_2_fu_169_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_3_fu_196_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_5_fu_217_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_6_fu_225_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_VITIS_LOOP_179_1_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln172_reg_321                                         |   1|   0|    1|          0|
    |reg_243                                                    |  62|   0|   62|          0|
    |size_read_reg_302                                          |  32|   0|   32|          0|
    |trunc_ln_reg_330                                           |  62|   0|   62|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 431|   0|  431|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWADDR   |   in|    6|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARADDR   |   in|    6|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

