Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 17:45:56 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.865        0.000                      0                14817        0.046        0.000                      0                14817        3.225        0.000                       0                  7067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.865        0.000                      0                14817        0.046        0.000                      0                14817        3.225        0.000                       0                  7067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.947ns (18.507%)  route 4.170ns (81.493%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.453     3.215    A0_0/A0_0_addr0[2]
    SLICE_X38Y40         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.305 r  A0_0/out_reg[6]_i_11__0/O
                         net (fo=1, routed)           0.577     3.882    A0_0/out_reg[6]_i_11__0_n_0
    SLICE_X35Y41         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.998 r  A0_0/out[6]_i_4__0/O
                         net (fo=1, routed)           0.010     4.008    A0_0/out[6]_i_4__0_n_0
    SLICE_X35Y41         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.083 r  A0_0/out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     4.083    A0_0/out_reg[6]_i_2__0_n_0
    SLICE_X35Y41         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.117 r  A0_0/out_reg[6]_i_1__0/O
                         net (fo=3, routed)           1.035     5.152    A_sh_read0_0/A0_0_read_data[6]
    SLICE_X8Y61          FDRE                                         r  A_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X8Y61          FDRE                                         r  A_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X8Y61          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.947ns (18.891%)  route 4.066ns (81.109%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.453     3.215    A0_0/A0_0_addr0[2]
    SLICE_X38Y40         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.305 r  A0_0/out_reg[6]_i_11__0/O
                         net (fo=1, routed)           0.577     3.882    A0_0/out_reg[6]_i_11__0_n_0
    SLICE_X35Y41         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.998 r  A0_0/out[6]_i_4__0/O
                         net (fo=1, routed)           0.010     4.008    A0_0/out[6]_i_4__0_n_0
    SLICE_X35Y41         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.083 r  A0_0/out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     4.083    A0_0/out_reg[6]_i_2__0_n_0
    SLICE_X35Y41         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.117 r  A0_0/out_reg[6]_i_1__0/O
                         net (fo=3, routed)           0.931     5.048    A_read0_0/A0_0_read_data[6]
    SLICE_X5Y58          FDRE                                         r  A_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X5Y58          FDRE                                         r  A_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X5Y58          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.948ns (19.055%)  route 4.027ns (80.945%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.422     3.184    A0_0/A0_0_addr0[2]
    SLICE_X34Y39         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.283 r  A0_0/out_reg[5]_i_15__0/O
                         net (fo=1, routed)           0.296     3.579    A0_0/out_reg[5]_i_15__0_n_0
    SLICE_X31Y41         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.677 r  A0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.023     3.700    A0_0/out[5]_i_5__0_n_0
    SLICE_X31Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.782 r  A0_0/out_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     3.782    A0_0/out_reg[5]_i_2__0_n_0
    SLICE_X31Y41         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.819 r  A0_0/out_reg[5]_i_1__0/O
                         net (fo=3, routed)           1.191     5.010    A_sh_read0_0/A0_0_read_data[5]
    SLICE_X6Y61          FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X6Y61          FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X6Y61          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.019ns (20.611%)  route 3.925ns (79.389%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 r  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 r  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.199     1.055    fsm3/out_reg[3]_28
    SLICE_X7Y59          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     1.173 r  fsm3/mem[11][7][31]_i_18/O
                         net (fo=2, routed)           0.148     1.321    fsm3/mem[11][7][31]_i_18_n_0
    SLICE_X9Y59          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.434 r  fsm3/mem[11][7][31]_i_16/O
                         net (fo=1, routed)           0.112     1.546    fsm3/mem[11][7][31]_i_16_n_0
    SLICE_X9Y58          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     1.585 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.308     2.893    B0_0/out[31]_i_6_0
    SLICE_X25Y9          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.983 r  B0_0/out_reg[15]_i_17/O
                         net (fo=1, routed)           0.331     3.314    B0_0/out_reg[15]_i_17_n_0
    SLICE_X28Y12         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     3.464 r  B0_0/out[15]_i_6/O
                         net (fo=1, routed)           0.018     3.482    B0_0/out[15]_i_6_n_0
    SLICE_X28Y12         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.562 r  B0_0/out_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     3.562    B0_0/out_reg[15]_i_3_n_0
    SLICE_X28Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.597 r  B0_0/out_reg[15]_i_1/O
                         net (fo=3, routed)           1.382     4.979    B_read0_0/B0_0_read_data[15]
    SLICE_X4Y63          FDRE                                         r  B_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X4Y63          FDRE                                         r  B_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X4Y63          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.066ns (21.640%)  route 3.860ns (78.360%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.186     1.042    fsm3/out_reg[3]_28
    SLICE_X6Y59          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     1.158 f  fsm3/mem[11][7][31]_i_13/O
                         net (fo=22, routed)          0.262     1.420    fsm3/done_reg_0
    SLICE_X7Y54          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     1.534 r  fsm3/mem[11][7][31]_i_4/O
                         net (fo=108, routed)         1.234     2.768    B0_0/out[18]_i_7_1
    SLICE_X36Y28         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     2.915 r  B0_0/out[28]_i_36/O
                         net (fo=1, routed)           0.010     2.925    B0_0/out[28]_i_36_n_0
    SLICE_X36Y28         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.007 r  B0_0/out_reg[28]_i_21/O
                         net (fo=1, routed)           0.381     3.388    B0_0/out_reg[28]_i_21_n_0
    SLICE_X31Y28         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     3.488 r  B0_0/out[28]_i_7/O
                         net (fo=1, routed)           0.012     3.500    B0_0/out[28]_i_7_n_0
    SLICE_X31Y28         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.578 r  B0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     3.578    B0_0/out_reg[28]_i_3_n_0
    SLICE_X31Y28         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.613 r  B0_0/out_reg[28]_i_1/O
                         net (fo=3, routed)           1.348     4.961    B_read0_0/B0_0_read_data[28]
    SLICE_X4Y63          FDRE                                         r  B_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X4Y63          FDRE                                         r  B_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X4Y63          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.956ns (19.542%)  route 3.936ns (80.458%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.145     2.907    A0_0/A0_0_addr0[2]
    SLICE_X38Y58         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.997 r  A0_0/out_reg[4]_i_11__0/O
                         net (fo=1, routed)           0.738     3.735    A0_0/out_reg[4]_i_11__0_n_0
    SLICE_X34Y51         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     3.849 r  A0_0/out[4]_i_4__0/O
                         net (fo=1, routed)           0.027     3.876    A0_0/out[4]_i_4__0_n_0
    SLICE_X34Y51         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.959 r  A0_0/out_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     3.959    A0_0/out_reg[4]_i_2__0_n_0
    SLICE_X34Y51         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.996 r  A0_0/out_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.931     4.927    A_sh_read0_0/A0_0_read_data[4]
    SLICE_X8Y61          FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X8Y61          FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X8Y61          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.956ns (19.732%)  route 3.889ns (80.268%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.145     2.907    A0_0/A0_0_addr0[2]
    SLICE_X38Y58         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.997 r  A0_0/out_reg[4]_i_11__0/O
                         net (fo=1, routed)           0.738     3.735    A0_0/out_reg[4]_i_11__0_n_0
    SLICE_X34Y51         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     3.849 r  A0_0/out[4]_i_4__0/O
                         net (fo=1, routed)           0.027     3.876    A0_0/out[4]_i_4__0_n_0
    SLICE_X34Y51         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.959 r  A0_0/out_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     3.959    A0_0/out_reg[4]_i_2__0_n_0
    SLICE_X34Y51         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.996 r  A0_0/out_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.884     4.880    A_read0_0/A0_0_read_data[4]
    SLICE_X7Y58          FDRE                                         r  A_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X7Y58          FDRE                                         r  A_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X7Y58          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.027ns (21.580%)  route 3.732ns (78.420%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.261     3.023    A0_0/A0_0_addr0[2]
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.122 r  A0_0/out_reg[30]_i_9__0/O
                         net (fo=1, routed)           0.332     3.454    A0_0/out_reg[30]_i_9__0_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.636 r  A0_0/out[30]_i_4__0/O
                         net (fo=1, routed)           0.016     3.652    A0_0/out[30]_i_4__0_n_0
    SLICE_X29Y90         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079     3.731 r  A0_0/out_reg[30]_i_2__0/O
                         net (fo=1, routed)           0.000     3.731    A0_0/out_reg[30]_i_2__0_n_0
    SLICE_X29Y90         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.035     3.766 r  A0_0/out_reg[30]_i_1__0/O
                         net (fo=3, routed)           1.028     4.794    A_read0_0/A0_0_read_data[30]
    SLICE_X4Y72          FDRE                                         r  A_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X4Y72          FDRE                                         r  A_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X4Y72          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.027ns (21.607%)  route 3.726ns (78.393%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 f  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 f  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.276     1.132    fsm3/out_reg[3]_28
    SLICE_X6Y62          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.195 r  fsm3/out[31]_i_2__0/O
                         net (fo=35, routed)          0.294     1.489    fsm3/A_j2_k_0_write_en
    SLICE_X9Y59          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     1.602 r  fsm3/mem[11][7][31]_i_17/O
                         net (fo=1, routed)           0.098     1.700    fsm0/mem_reg[0][7][0]
    SLICE_X9Y60          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.762 r  fsm0/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.261     3.023    A0_0/A0_0_addr0[2]
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.122 r  A0_0/out_reg[30]_i_9__0/O
                         net (fo=1, routed)           0.332     3.454    A0_0/out_reg[30]_i_9__0_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.636 r  A0_0/out[30]_i_4__0/O
                         net (fo=1, routed)           0.016     3.652    A0_0/out[30]_i_4__0_n_0
    SLICE_X29Y90         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079     3.731 r  A0_0/out_reg[30]_i_2__0/O
                         net (fo=1, routed)           0.000     3.731    A0_0/out_reg[30]_i_2__0_n_0
    SLICE_X29Y90         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.035     3.766 r  A0_0/out_reg[30]_i_1__0/O
                         net (fo=3, routed)           1.022     4.788    A_sh_read0_0/A0_0_read_data[30]
    SLICE_X3Y75          FDRE                                         r  A_sh_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X3Y75          FDRE                                         r  A_sh_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X3Y75          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.911ns (19.276%)  route 3.815ns (80.724%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.035     0.035    fsm8/clk
    SLICE_X10Y61         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.265     0.396    fsm8/fsm8_out[2]
    SLICE_X9Y60          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     0.578 r  fsm8/done_buf[0]_i_4/O
                         net (fo=3, routed)           0.162     0.740    fsm5/done_buf_reg[0]
    SLICE_X10Y59         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     0.856 r  fsm5/done_buf[0]_i_1/O
                         net (fo=233, routed)         0.199     1.055    fsm3/out_reg[3]_28
    SLICE_X7Y59          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     1.173 r  fsm3/mem[11][7][31]_i_18/O
                         net (fo=2, routed)           0.148     1.321    fsm3/mem[11][7][31]_i_18_n_0
    SLICE_X9Y59          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.434 r  fsm3/mem[11][7][31]_i_16/O
                         net (fo=1, routed)           0.112     1.546    fsm3/mem[11][7][31]_i_16_n_0
    SLICE_X9Y58          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     1.585 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.386     2.971    B0_0/out[31]_i_6_0
    SLICE_X24Y21         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.070 r  B0_0/out_reg[14]_i_9/O
                         net (fo=1, routed)           0.266     3.336    B0_0/out_reg[14]_i_9_n_0
    SLICE_X23Y18         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     3.375 r  B0_0/out[14]_i_4/O
                         net (fo=1, routed)           0.010     3.385    B0_0/out[14]_i_4_n_0
    SLICE_X23Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.460 r  B0_0/out_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     3.460    B0_0/out_reg[14]_i_2_n_0
    SLICE_X23Y18         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.494 r  B0_0/out_reg[14]_i_1/O
                         net (fo=3, routed)           1.267     4.761    B_read0_0/B0_0_read_data[14]
    SLICE_X6Y65          FDRE                                         r  B_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7146, unset)         0.025     7.025    B_read0_0/clk
    SLICE_X6Y65          FDRE                                         r  B_read0_0/out_reg[14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X6Y65          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    B_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X19Y46         FDRE                                         r  mult_pipe0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[25]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/out[25]
    SLICE_X18Y46         FDRE                                         r  bin_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X18Y46         FDRE                                         r  bin_read0_0/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y46         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X2Y66          FDRE                                         r  mult_pipe3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[7]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read3_0/Q[7]
    SLICE_X2Y67          FDRE                                         r  bin_read3_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X2Y67          FDRE                                         r  bin_read3_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X2Y67          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X13Y86         FDRE                                         r  A_int_read0_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  A_int_read0_0/out_reg[26]/Q
                         net (fo=96, routed)          0.060     0.113    A0_0/mem_reg[11][7][26]_0
    SLICE_X13Y85         FDRE                                         r  A0_0/mem_reg[2][2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    A0_0/clk
    SLICE_X13Y85         FDRE                                         r  A0_0/mem_reg[2][2][26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y85         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[2][2][26]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X19Y45         FDRE                                         r  mult_pipe0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[19]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read0_0/out[19]
    SLICE_X18Y45         FDRE                                         r  bin_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X18Y45         FDRE                                         r  bin_read0_0/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y45         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X4Y41          FDRE                                         r  mult_pipe1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[3]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read1_0/Q[3]
    SLICE_X3Y41          FDRE                                         r  bin_read1_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X3Y41          FDRE                                         r  bin_read1_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X3Y41          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[6][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.012     0.012    B_int_read0_0/clk
    SLICE_X25Y30         FDRE                                         r  B_int_read0_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  B_int_read0_0/out_reg[26]/Q
                         net (fo=96, routed)          0.063     0.114    B0_0/mem_reg[11][7][26]_0
    SLICE_X25Y30         FDRE                                         r  B0_0/mem_reg[6][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.019     0.019    B0_0/clk
    SLICE_X25Y30         FDRE                                         r  B0_0/mem_reg[6][0][26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y30         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[6][0][26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe4/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X5Y61          FDRE                                         r  mult_pipe4/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe4/done_buf_reg[1]__0
    SLICE_X5Y61          FDRE                                         r  mult_pipe4/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X5Y61          FDRE                                         r  mult_pipe4/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X5Y61          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe4/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.012     0.012    cond_stored2/clk
    SLICE_X13Y55         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored2/out_reg[0]/Q
                         net (fo=8, routed)           0.032     0.083    fsm2/cond_stored2_out
    SLICE_X13Y55         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.097 r  fsm2/out[0]_i_1__20/O
                         net (fo=1, routed)           0.016     0.113    cond_computed2/out_reg[0]_0
    SLICE_X13Y55         FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    cond_computed2/clk
    SLICE_X13Y55         FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y55         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X30Y65         FDRE                                         r  A_int_read0_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[13]/Q
                         net (fo=96, routed)          0.064     0.115    A0_0/mem_reg[11][7][13]_0
    SLICE_X30Y66         FDRE                                         r  A0_0/mem_reg[3][4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.018     0.018    A0_0/clk
    SLICE_X30Y66         FDRE                                         r  A0_0/mem_reg[3][4][13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y66         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[3][4][13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[0][4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X25Y21         FDRE                                         r  B_int_read0_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[4]/Q
                         net (fo=96, routed)          0.064     0.116    B0_0/mem_reg[11][7][4]_0
    SLICE_X25Y20         FDRE                                         r  B0_0/mem_reg[0][4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7146, unset)         0.019     0.019    B0_0/clk
    SLICE_X25Y20         FDRE                                         r  B0_0/mem_reg[0][4][4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y20         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[0][4][4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y16  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y23  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y17  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y27  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y30  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y21  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y15  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y25  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y24  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X12Y61   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X12Y61   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y57   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y57   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y49   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y63   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y84   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y67   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y76   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y63   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X12Y61   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X12Y61   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y57   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y57   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y49   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y49   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y63   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y63   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y84   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y84   A0_0/mem_reg[0][0][12]/C



