{
    "EF_PSRAM_CTRL": {
        "description": "A Controller for Quad I/O SPI PSRAM",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "Apache 2.0",
        "tags": [
            "memory",
            "psram"
        ],
        "release": {
            "v1.0.0": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_UART": {
        "description": "UART with a programmable baud rate generator and RX/TX FIFOs",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "comm"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "1057",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_PWM32": {
        "description": "A 32-bit dual channel PWM generator with a clock divider.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "PWM",
            "control"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_TCC32": {
        "description": "A 32-bit Timer/Counter/Capture peripheral.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "timer",
            "counter",
            "capture"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "690",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_QSPI_XIP_CACHE": {
        "description": "AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "memory",
            "flash",
            "qspi",
            "cache"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "5200",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_CLK_RST": {
        "description": "All digital Clock and Reset Manager.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "clock",
            "reset",
            "low power",
            "frequency scaling"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hard",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_GPIO": {
        "description": "A generic GPIO peripheral.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "GPIO"
        ],
        "release": {
            "v1.0.0": {
                "date": "8-28-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_SPI_XIP_CACHE": {
        "description": "AHB-Lite SPI Flash memory controller with direct mapped cache and support for XiP.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "memory",
            "flash",
            "spi",
            "cache",
            "XIP"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "5200",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_DMAC_AHBL": {
        "description": "Direct Memory Access Controller (DMAC) with AHB-lite bus interface.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "DMA"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "850",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "RAM256": {
        "description": "256x32 single port DFFRAM macro",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "AUCOHL",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "timer",
            "counter",
            "capture"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-1-2021",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "hard",
                "width": "809.600",
                "height": "446.080",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    }
}