<stg><name>mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u></name>


<trans_list>

<trans id="302" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="22" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="32">
<![CDATA[
entry:0 %block = alloca i32 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_COLS_c, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %am_ROWS_c, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %p_read_1, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:10 %store_ln49 = store i27 0, i27 %block

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln49 = br void %VITIS_LOOP_51_2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
VITIS_LOOP_51_2:0 %block_1 = load i27 %block

]]></Node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_51_2:1 %icmp_ln49 = icmp_eq  i27 %block_1, i27 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_51_2:2 %block_2 = add i27 %block_1, i27 1

]]></Node>
<StgValue><ssdm name="block_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_51_2:3 %br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_51_2.split, void %for.end33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_51_2.split:0 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="27">
<![CDATA[
VITIS_LOOP_51_2.split:1 %empty = trunc i27 %block_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_51_2.split:2 %mul = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_51_2.split:3 %br_ln51 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
for.end33.loopexit:0 %ret_ln66 = ret

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i.i:0 %row = phi i32 0, void %VITIS_LOOP_51_2.split, i32 %add_ln51, void %for.inc28.loopexit

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i.i:1 %idx_ram_base = phi i32 0, void %VITIS_LOOP_51_2.split, i32 %idx_ram_base_1, void %for.inc28.loopexit

]]></Node>
<StgValue><ssdm name="idx_ram_base"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
for.body.i.i:2 %zext_ln51 = zext i32 %row

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i:3 %icmp_ln51 = icmp_eq  i32 %row, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i:4 %add_ln51 = add i32 %row, i32 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:5 %br_ln51 = br i1 %icmp_ln51, void %for.body.i.i.split, void %for.inc31.loopexit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:1 %count_ram_addr = getelementptr i8 %count_ram, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="count_ram_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
for.body.i.i.split:2 %idx_count = load i5 %count_ram_addr

]]></Node>
<StgValue><ssdm name="idx_count"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.loopexit:0 %store_ln49 = store i27 %block_2, i27 %block

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
for.inc31.loopexit:1 %br_ln49 = br void %VITIS_LOOP_51_2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split:0 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
for.body.i.i.split:2 %idx_count = load i5 %count_ram_addr

]]></Node>
<StgValue><ssdm name="idx_count"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.i.split:3 %zext_ln52 = zext i8 %idx_count

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32">
<![CDATA[
for.body.i.i.split:4 %trunc_ln56 = trunc i32 %idx_ram_base

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split:5 %br_ln56 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %count = phi i8 0, void %for.body.i.i.split, i8 %add_ln56, void %for.inc.split

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:1 %result_m_Val_V_62 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_31, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_62"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:2 %result_m_Val_V_61 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_30, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_61"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:3 %result_m_Val_V_60 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_29, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_60"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:4 %result_m_Val_V_59 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_28, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_59"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:5 %result_m_Val_V_58 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_27, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_58"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:6 %result_m_Val_V_57 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_26, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_57"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:7 %result_m_Val_V_56 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_25, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_56"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:8 %result_m_Val_V_55 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_24, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_55"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:9 %result_m_Val_V_54 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_23, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_54"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:10 %result_m_Val_V_53 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_22, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_53"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:11 %result_m_Val_V_52 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_21, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_52"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:12 %result_m_Val_V_51 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_20, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_51"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:13 %result_m_Val_V_50 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_19, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_50"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:14 %result_m_Val_V_49 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_18, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_49"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:15 %result_m_Val_V_48 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_17, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_48"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:16 %result_m_Val_V_47 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_16, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_47"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:17 %result_m_Val_V_46 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_15, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_46"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:18 %result_m_Val_V_45 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_14, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_45"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:19 %result_m_Val_V_44 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_13, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_44"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:20 %result_m_Val_V_43 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_12, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_43"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:21 %result_m_Val_V_42 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_11, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_42"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:22 %result_m_Val_V_41 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_10, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_41"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:23 %result_m_Val_V_40 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_9, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_40"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:24 %result_m_Val_V_39 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_8, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_39"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:25 %result_m_Val_V_38 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_7, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_38"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:26 %result_m_Val_V_37 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_6, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_37"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:27 %result_m_Val_V_36 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_5, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_36"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:28 %result_m_Val_V_35 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_4, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_35"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:29 %result_m_Val_V_34 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_3, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_34"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:30 %result_m_Val_V_33 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_33"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:31 %result_m_Val_V_32 = phi i8 0, void %for.body.i.i.split, i8 %add_ln59_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V_32"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:32 %result_m_Val_V = phi i8 0, void %for.body.i.i.split, i8 %add_ln59, void %for.inc.split

]]></Node>
<StgValue><ssdm name="result_m_Val_V"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8">
<![CDATA[
for.inc:33 %zext_ln56 = zext i8 %count

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:34 %icmp_ln56 = icmp_eq  i8 %count, i8 %idx_count

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:35 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:36 %add_ln56 = add i8 %count, i8 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:37 %br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc28.loopexit

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:1 %add_ln57 = add i10 %trunc_ln56, i10 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:2 %zext_ln57 = zext i10 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %idx_ram_addr = getelementptr i8 %idx_ram, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="idx_ram_addr"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:4 %idx = load i10 %idx_ram_addr

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.loopexit:0 %idx_ram_base_1 = add i32 %zext_ln52, i32 %idx_ram_base

]]></Node>
<StgValue><ssdm name="idx_ram_base_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
for.inc28.loopexit:1 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %result_m_Val_V_62, i8 %result_m_Val_V_61, i8 %result_m_Val_V_60, i8 %result_m_Val_V_59, i8 %result_m_Val_V_58, i8 %result_m_Val_V_57, i8 %result_m_Val_V_56, i8 %result_m_Val_V_55, i8 %result_m_Val_V_54, i8 %result_m_Val_V_53, i8 %result_m_Val_V_52, i8 %result_m_Val_V_51, i8 %result_m_Val_V_50, i8 %result_m_Val_V_49, i8 %result_m_Val_V_48, i8 %result_m_Val_V_47, i8 %result_m_Val_V_46, i8 %result_m_Val_V_45, i8 %result_m_Val_V_44, i8 %result_m_Val_V_43, i8 %result_m_Val_V_42, i8 %result_m_Val_V_41, i8 %result_m_Val_V_40, i8 %result_m_Val_V_39, i8 %result_m_Val_V_38, i8 %result_m_Val_V_37, i8 %result_m_Val_V_36, i8 %result_m_Val_V_35, i8 %result_m_Val_V_34, i8 %result_m_Val_V_33, i8 %result_m_Val_V_32, i8 %result_m_Val_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc28.loopexit:2 %write_ln63 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_out1, i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
for.inc28.loopexit:3 %br_ln51 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:4 %idx = load i10 %idx_ram_addr

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
for.inc.split:5 %idx_cast = zext i8 %idx

]]></Node>
<StgValue><ssdm name="idx_cast"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:6 %add17 = add i9 %mul, i9 %idx_cast

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
for.inc.split:7 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %add17, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:8 %zext_ln186 = zext i14 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %fm_ram_addr = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="fm_ram_addr"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:10 %or_ln186 = or i14 %tmp_1, i14 1

]]></Node>
<StgValue><ssdm name="or_ln186"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:11 %zext_ln186_1 = zext i14 %or_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %fm_ram_addr_1 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="fm_ram_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:103 %fm_ram_load = load i14 %fm_ram_addr

]]></Node>
<StgValue><ssdm name="fm_ram_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:105 %fm_ram_load_1 = load i14 %fm_ram_addr_1

]]></Node>
<StgValue><ssdm name="fm_ram_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:13 %or_ln186_1 = or i14 %tmp_1, i14 2

]]></Node>
<StgValue><ssdm name="or_ln186_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:14 %zext_ln186_2 = zext i14 %or_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %fm_ram_addr_2 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="fm_ram_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:16 %or_ln186_2 = or i14 %tmp_1, i14 3

]]></Node>
<StgValue><ssdm name="or_ln186_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:17 %zext_ln186_3 = zext i14 %or_ln186_2

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %fm_ram_addr_3 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="fm_ram_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:103 %fm_ram_load = load i14 %fm_ram_addr

]]></Node>
<StgValue><ssdm name="fm_ram_load"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:104 %add_ln59 = add i8 %fm_ram_load, i8 %result_m_Val_V

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:105 %fm_ram_load_1 = load i14 %fm_ram_addr_1

]]></Node>
<StgValue><ssdm name="fm_ram_load_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:106 %add_ln59_1 = add i8 %fm_ram_load_1, i8 %result_m_Val_V_32

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:107 %fm_ram_load_2 = load i14 %fm_ram_addr_2

]]></Node>
<StgValue><ssdm name="fm_ram_load_2"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:109 %fm_ram_load_3 = load i14 %fm_ram_addr_3

]]></Node>
<StgValue><ssdm name="fm_ram_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:19 %or_ln186_3 = or i14 %tmp_1, i14 4

]]></Node>
<StgValue><ssdm name="or_ln186_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:20 %zext_ln186_4 = zext i14 %or_ln186_3

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %fm_ram_addr_4 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="fm_ram_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:22 %or_ln186_4 = or i14 %tmp_1, i14 5

]]></Node>
<StgValue><ssdm name="or_ln186_4"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:23 %zext_ln186_5 = zext i14 %or_ln186_4

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %fm_ram_addr_5 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="fm_ram_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:107 %fm_ram_load_2 = load i14 %fm_ram_addr_2

]]></Node>
<StgValue><ssdm name="fm_ram_load_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:108 %add_ln59_2 = add i8 %fm_ram_load_2, i8 %result_m_Val_V_33

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:109 %fm_ram_load_3 = load i14 %fm_ram_addr_3

]]></Node>
<StgValue><ssdm name="fm_ram_load_3"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:110 %add_ln59_3 = add i8 %fm_ram_load_3, i8 %result_m_Val_V_34

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:111 %fm_ram_load_4 = load i14 %fm_ram_addr_4

]]></Node>
<StgValue><ssdm name="fm_ram_load_4"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:113 %fm_ram_load_5 = load i14 %fm_ram_addr_5

]]></Node>
<StgValue><ssdm name="fm_ram_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:25 %or_ln186_5 = or i14 %tmp_1, i14 6

]]></Node>
<StgValue><ssdm name="or_ln186_5"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:26 %zext_ln186_6 = zext i14 %or_ln186_5

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %fm_ram_addr_6 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_6

]]></Node>
<StgValue><ssdm name="fm_ram_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:28 %or_ln186_6 = or i14 %tmp_1, i14 7

]]></Node>
<StgValue><ssdm name="or_ln186_6"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:29 %zext_ln186_7 = zext i14 %or_ln186_6

]]></Node>
<StgValue><ssdm name="zext_ln186_7"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %fm_ram_addr_7 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_7

]]></Node>
<StgValue><ssdm name="fm_ram_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:111 %fm_ram_load_4 = load i14 %fm_ram_addr_4

]]></Node>
<StgValue><ssdm name="fm_ram_load_4"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:112 %add_ln59_4 = add i8 %fm_ram_load_4, i8 %result_m_Val_V_35

]]></Node>
<StgValue><ssdm name="add_ln59_4"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:113 %fm_ram_load_5 = load i14 %fm_ram_addr_5

]]></Node>
<StgValue><ssdm name="fm_ram_load_5"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:114 %add_ln59_5 = add i8 %fm_ram_load_5, i8 %result_m_Val_V_36

]]></Node>
<StgValue><ssdm name="add_ln59_5"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:115 %fm_ram_load_6 = load i14 %fm_ram_addr_6

]]></Node>
<StgValue><ssdm name="fm_ram_load_6"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:117 %fm_ram_load_7 = load i14 %fm_ram_addr_7

]]></Node>
<StgValue><ssdm name="fm_ram_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:31 %or_ln186_7 = or i14 %tmp_1, i14 8

]]></Node>
<StgValue><ssdm name="or_ln186_7"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:32 %zext_ln186_8 = zext i14 %or_ln186_7

]]></Node>
<StgValue><ssdm name="zext_ln186_8"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %fm_ram_addr_8 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_8

]]></Node>
<StgValue><ssdm name="fm_ram_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:34 %or_ln186_8 = or i14 %tmp_1, i14 9

]]></Node>
<StgValue><ssdm name="or_ln186_8"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:35 %zext_ln186_9 = zext i14 %or_ln186_8

]]></Node>
<StgValue><ssdm name="zext_ln186_9"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:36 %fm_ram_addr_9 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_9

]]></Node>
<StgValue><ssdm name="fm_ram_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:115 %fm_ram_load_6 = load i14 %fm_ram_addr_6

]]></Node>
<StgValue><ssdm name="fm_ram_load_6"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:116 %add_ln59_6 = add i8 %fm_ram_load_6, i8 %result_m_Val_V_37

]]></Node>
<StgValue><ssdm name="add_ln59_6"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:117 %fm_ram_load_7 = load i14 %fm_ram_addr_7

]]></Node>
<StgValue><ssdm name="fm_ram_load_7"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:118 %add_ln59_7 = add i8 %fm_ram_load_7, i8 %result_m_Val_V_38

]]></Node>
<StgValue><ssdm name="add_ln59_7"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:119 %fm_ram_load_8 = load i14 %fm_ram_addr_8

]]></Node>
<StgValue><ssdm name="fm_ram_load_8"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:121 %fm_ram_load_9 = load i14 %fm_ram_addr_9

]]></Node>
<StgValue><ssdm name="fm_ram_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:37 %or_ln186_9 = or i14 %tmp_1, i14 10

]]></Node>
<StgValue><ssdm name="or_ln186_9"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:38 %zext_ln186_10 = zext i14 %or_ln186_9

]]></Node>
<StgValue><ssdm name="zext_ln186_10"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:39 %fm_ram_addr_10 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_10

]]></Node>
<StgValue><ssdm name="fm_ram_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:40 %or_ln186_10 = or i14 %tmp_1, i14 11

]]></Node>
<StgValue><ssdm name="or_ln186_10"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:41 %zext_ln186_11 = zext i14 %or_ln186_10

]]></Node>
<StgValue><ssdm name="zext_ln186_11"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %fm_ram_addr_11 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_11

]]></Node>
<StgValue><ssdm name="fm_ram_addr_11"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:119 %fm_ram_load_8 = load i14 %fm_ram_addr_8

]]></Node>
<StgValue><ssdm name="fm_ram_load_8"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:120 %add_ln59_8 = add i8 %fm_ram_load_8, i8 %result_m_Val_V_39

]]></Node>
<StgValue><ssdm name="add_ln59_8"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:121 %fm_ram_load_9 = load i14 %fm_ram_addr_9

]]></Node>
<StgValue><ssdm name="fm_ram_load_9"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:122 %add_ln59_9 = add i8 %fm_ram_load_9, i8 %result_m_Val_V_40

]]></Node>
<StgValue><ssdm name="add_ln59_9"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:123 %fm_ram_load_10 = load i14 %fm_ram_addr_10

]]></Node>
<StgValue><ssdm name="fm_ram_load_10"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:125 %fm_ram_load_11 = load i14 %fm_ram_addr_11

]]></Node>
<StgValue><ssdm name="fm_ram_load_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:43 %or_ln186_11 = or i14 %tmp_1, i14 12

]]></Node>
<StgValue><ssdm name="or_ln186_11"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:44 %zext_ln186_12 = zext i14 %or_ln186_11

]]></Node>
<StgValue><ssdm name="zext_ln186_12"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %fm_ram_addr_12 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_12

]]></Node>
<StgValue><ssdm name="fm_ram_addr_12"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:46 %or_ln186_12 = or i14 %tmp_1, i14 13

]]></Node>
<StgValue><ssdm name="or_ln186_12"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:47 %zext_ln186_13 = zext i14 %or_ln186_12

]]></Node>
<StgValue><ssdm name="zext_ln186_13"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:48 %fm_ram_addr_13 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_13

]]></Node>
<StgValue><ssdm name="fm_ram_addr_13"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:123 %fm_ram_load_10 = load i14 %fm_ram_addr_10

]]></Node>
<StgValue><ssdm name="fm_ram_load_10"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:124 %add_ln59_10 = add i8 %fm_ram_load_10, i8 %result_m_Val_V_41

]]></Node>
<StgValue><ssdm name="add_ln59_10"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:125 %fm_ram_load_11 = load i14 %fm_ram_addr_11

]]></Node>
<StgValue><ssdm name="fm_ram_load_11"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:126 %add_ln59_11 = add i8 %fm_ram_load_11, i8 %result_m_Val_V_42

]]></Node>
<StgValue><ssdm name="add_ln59_11"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:127 %fm_ram_load_12 = load i14 %fm_ram_addr_12

]]></Node>
<StgValue><ssdm name="fm_ram_load_12"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:129 %fm_ram_load_13 = load i14 %fm_ram_addr_13

]]></Node>
<StgValue><ssdm name="fm_ram_load_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:49 %or_ln186_13 = or i14 %tmp_1, i14 14

]]></Node>
<StgValue><ssdm name="or_ln186_13"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:50 %zext_ln186_14 = zext i14 %or_ln186_13

]]></Node>
<StgValue><ssdm name="zext_ln186_14"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:51 %fm_ram_addr_14 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_14

]]></Node>
<StgValue><ssdm name="fm_ram_addr_14"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:52 %or_ln186_14 = or i14 %tmp_1, i14 15

]]></Node>
<StgValue><ssdm name="or_ln186_14"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:53 %zext_ln186_15 = zext i14 %or_ln186_14

]]></Node>
<StgValue><ssdm name="zext_ln186_15"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:54 %fm_ram_addr_15 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_15

]]></Node>
<StgValue><ssdm name="fm_ram_addr_15"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:127 %fm_ram_load_12 = load i14 %fm_ram_addr_12

]]></Node>
<StgValue><ssdm name="fm_ram_load_12"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:128 %add_ln59_12 = add i8 %fm_ram_load_12, i8 %result_m_Val_V_43

]]></Node>
<StgValue><ssdm name="add_ln59_12"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:129 %fm_ram_load_13 = load i14 %fm_ram_addr_13

]]></Node>
<StgValue><ssdm name="fm_ram_load_13"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:130 %add_ln59_13 = add i8 %fm_ram_load_13, i8 %result_m_Val_V_44

]]></Node>
<StgValue><ssdm name="add_ln59_13"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:131 %fm_ram_load_14 = load i14 %fm_ram_addr_14

]]></Node>
<StgValue><ssdm name="fm_ram_load_14"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:133 %fm_ram_load_15 = load i14 %fm_ram_addr_15

]]></Node>
<StgValue><ssdm name="fm_ram_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:55 %or_ln186_15 = or i14 %tmp_1, i14 16

]]></Node>
<StgValue><ssdm name="or_ln186_15"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:56 %zext_ln186_16 = zext i14 %or_ln186_15

]]></Node>
<StgValue><ssdm name="zext_ln186_16"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:57 %fm_ram_addr_16 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_16

]]></Node>
<StgValue><ssdm name="fm_ram_addr_16"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:58 %or_ln186_16 = or i14 %tmp_1, i14 17

]]></Node>
<StgValue><ssdm name="or_ln186_16"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:59 %zext_ln186_17 = zext i14 %or_ln186_16

]]></Node>
<StgValue><ssdm name="zext_ln186_17"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:60 %fm_ram_addr_17 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_17

]]></Node>
<StgValue><ssdm name="fm_ram_addr_17"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:131 %fm_ram_load_14 = load i14 %fm_ram_addr_14

]]></Node>
<StgValue><ssdm name="fm_ram_load_14"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:132 %add_ln59_14 = add i8 %fm_ram_load_14, i8 %result_m_Val_V_45

]]></Node>
<StgValue><ssdm name="add_ln59_14"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:133 %fm_ram_load_15 = load i14 %fm_ram_addr_15

]]></Node>
<StgValue><ssdm name="fm_ram_load_15"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:134 %add_ln59_15 = add i8 %fm_ram_load_15, i8 %result_m_Val_V_46

]]></Node>
<StgValue><ssdm name="add_ln59_15"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:135 %fm_ram_load_16 = load i14 %fm_ram_addr_16

]]></Node>
<StgValue><ssdm name="fm_ram_load_16"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:137 %fm_ram_load_17 = load i14 %fm_ram_addr_17

]]></Node>
<StgValue><ssdm name="fm_ram_load_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:61 %or_ln186_17 = or i14 %tmp_1, i14 18

]]></Node>
<StgValue><ssdm name="or_ln186_17"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:62 %zext_ln186_18 = zext i14 %or_ln186_17

]]></Node>
<StgValue><ssdm name="zext_ln186_18"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:63 %fm_ram_addr_18 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_18

]]></Node>
<StgValue><ssdm name="fm_ram_addr_18"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:64 %or_ln186_18 = or i14 %tmp_1, i14 19

]]></Node>
<StgValue><ssdm name="or_ln186_18"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:65 %zext_ln186_19 = zext i14 %or_ln186_18

]]></Node>
<StgValue><ssdm name="zext_ln186_19"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:66 %fm_ram_addr_19 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_19

]]></Node>
<StgValue><ssdm name="fm_ram_addr_19"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:135 %fm_ram_load_16 = load i14 %fm_ram_addr_16

]]></Node>
<StgValue><ssdm name="fm_ram_load_16"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:136 %add_ln59_16 = add i8 %fm_ram_load_16, i8 %result_m_Val_V_47

]]></Node>
<StgValue><ssdm name="add_ln59_16"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:137 %fm_ram_load_17 = load i14 %fm_ram_addr_17

]]></Node>
<StgValue><ssdm name="fm_ram_load_17"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:138 %add_ln59_17 = add i8 %fm_ram_load_17, i8 %result_m_Val_V_48

]]></Node>
<StgValue><ssdm name="add_ln59_17"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:139 %fm_ram_load_18 = load i14 %fm_ram_addr_18

]]></Node>
<StgValue><ssdm name="fm_ram_load_18"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:141 %fm_ram_load_19 = load i14 %fm_ram_addr_19

]]></Node>
<StgValue><ssdm name="fm_ram_load_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:67 %or_ln186_19 = or i14 %tmp_1, i14 20

]]></Node>
<StgValue><ssdm name="or_ln186_19"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:68 %zext_ln186_20 = zext i14 %or_ln186_19

]]></Node>
<StgValue><ssdm name="zext_ln186_20"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:69 %fm_ram_addr_20 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_20

]]></Node>
<StgValue><ssdm name="fm_ram_addr_20"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:70 %or_ln186_20 = or i14 %tmp_1, i14 21

]]></Node>
<StgValue><ssdm name="or_ln186_20"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:71 %zext_ln186_21 = zext i14 %or_ln186_20

]]></Node>
<StgValue><ssdm name="zext_ln186_21"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:72 %fm_ram_addr_21 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_21

]]></Node>
<StgValue><ssdm name="fm_ram_addr_21"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:139 %fm_ram_load_18 = load i14 %fm_ram_addr_18

]]></Node>
<StgValue><ssdm name="fm_ram_load_18"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:140 %add_ln59_18 = add i8 %fm_ram_load_18, i8 %result_m_Val_V_49

]]></Node>
<StgValue><ssdm name="add_ln59_18"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:141 %fm_ram_load_19 = load i14 %fm_ram_addr_19

]]></Node>
<StgValue><ssdm name="fm_ram_load_19"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:142 %add_ln59_19 = add i8 %fm_ram_load_19, i8 %result_m_Val_V_50

]]></Node>
<StgValue><ssdm name="add_ln59_19"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:143 %fm_ram_load_20 = load i14 %fm_ram_addr_20

]]></Node>
<StgValue><ssdm name="fm_ram_load_20"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:145 %fm_ram_load_21 = load i14 %fm_ram_addr_21

]]></Node>
<StgValue><ssdm name="fm_ram_load_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:73 %or_ln186_21 = or i14 %tmp_1, i14 22

]]></Node>
<StgValue><ssdm name="or_ln186_21"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:74 %zext_ln186_22 = zext i14 %or_ln186_21

]]></Node>
<StgValue><ssdm name="zext_ln186_22"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:75 %fm_ram_addr_22 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_22

]]></Node>
<StgValue><ssdm name="fm_ram_addr_22"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:76 %or_ln186_22 = or i14 %tmp_1, i14 23

]]></Node>
<StgValue><ssdm name="or_ln186_22"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:77 %zext_ln186_23 = zext i14 %or_ln186_22

]]></Node>
<StgValue><ssdm name="zext_ln186_23"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:78 %fm_ram_addr_23 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_23

]]></Node>
<StgValue><ssdm name="fm_ram_addr_23"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:143 %fm_ram_load_20 = load i14 %fm_ram_addr_20

]]></Node>
<StgValue><ssdm name="fm_ram_load_20"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:144 %add_ln59_20 = add i8 %fm_ram_load_20, i8 %result_m_Val_V_51

]]></Node>
<StgValue><ssdm name="add_ln59_20"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:145 %fm_ram_load_21 = load i14 %fm_ram_addr_21

]]></Node>
<StgValue><ssdm name="fm_ram_load_21"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:146 %add_ln59_21 = add i8 %fm_ram_load_21, i8 %result_m_Val_V_52

]]></Node>
<StgValue><ssdm name="add_ln59_21"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:147 %fm_ram_load_22 = load i14 %fm_ram_addr_22

]]></Node>
<StgValue><ssdm name="fm_ram_load_22"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:149 %fm_ram_load_23 = load i14 %fm_ram_addr_23

]]></Node>
<StgValue><ssdm name="fm_ram_load_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:79 %or_ln186_23 = or i14 %tmp_1, i14 24

]]></Node>
<StgValue><ssdm name="or_ln186_23"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:80 %zext_ln186_24 = zext i14 %or_ln186_23

]]></Node>
<StgValue><ssdm name="zext_ln186_24"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:81 %fm_ram_addr_24 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_24

]]></Node>
<StgValue><ssdm name="fm_ram_addr_24"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:82 %or_ln186_24 = or i14 %tmp_1, i14 25

]]></Node>
<StgValue><ssdm name="or_ln186_24"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:83 %zext_ln186_25 = zext i14 %or_ln186_24

]]></Node>
<StgValue><ssdm name="zext_ln186_25"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:84 %fm_ram_addr_25 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_25

]]></Node>
<StgValue><ssdm name="fm_ram_addr_25"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:147 %fm_ram_load_22 = load i14 %fm_ram_addr_22

]]></Node>
<StgValue><ssdm name="fm_ram_load_22"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:148 %add_ln59_22 = add i8 %fm_ram_load_22, i8 %result_m_Val_V_53

]]></Node>
<StgValue><ssdm name="add_ln59_22"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:149 %fm_ram_load_23 = load i14 %fm_ram_addr_23

]]></Node>
<StgValue><ssdm name="fm_ram_load_23"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:150 %add_ln59_23 = add i8 %fm_ram_load_23, i8 %result_m_Val_V_54

]]></Node>
<StgValue><ssdm name="add_ln59_23"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:151 %fm_ram_load_24 = load i14 %fm_ram_addr_24

]]></Node>
<StgValue><ssdm name="fm_ram_load_24"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:153 %fm_ram_load_25 = load i14 %fm_ram_addr_25

]]></Node>
<StgValue><ssdm name="fm_ram_load_25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:85 %or_ln186_25 = or i14 %tmp_1, i14 26

]]></Node>
<StgValue><ssdm name="or_ln186_25"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:86 %zext_ln186_26 = zext i14 %or_ln186_25

]]></Node>
<StgValue><ssdm name="zext_ln186_26"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:87 %fm_ram_addr_26 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_26

]]></Node>
<StgValue><ssdm name="fm_ram_addr_26"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:88 %or_ln186_26 = or i14 %tmp_1, i14 27

]]></Node>
<StgValue><ssdm name="or_ln186_26"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:89 %zext_ln186_27 = zext i14 %or_ln186_26

]]></Node>
<StgValue><ssdm name="zext_ln186_27"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:90 %fm_ram_addr_27 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_27

]]></Node>
<StgValue><ssdm name="fm_ram_addr_27"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:151 %fm_ram_load_24 = load i14 %fm_ram_addr_24

]]></Node>
<StgValue><ssdm name="fm_ram_load_24"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:152 %add_ln59_24 = add i8 %fm_ram_load_24, i8 %result_m_Val_V_55

]]></Node>
<StgValue><ssdm name="add_ln59_24"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:153 %fm_ram_load_25 = load i14 %fm_ram_addr_25

]]></Node>
<StgValue><ssdm name="fm_ram_load_25"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:154 %add_ln59_25 = add i8 %fm_ram_load_25, i8 %result_m_Val_V_56

]]></Node>
<StgValue><ssdm name="add_ln59_25"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:155 %fm_ram_load_26 = load i14 %fm_ram_addr_26

]]></Node>
<StgValue><ssdm name="fm_ram_load_26"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:157 %fm_ram_load_27 = load i14 %fm_ram_addr_27

]]></Node>
<StgValue><ssdm name="fm_ram_load_27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:91 %or_ln186_27 = or i14 %tmp_1, i14 28

]]></Node>
<StgValue><ssdm name="or_ln186_27"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:92 %zext_ln186_28 = zext i14 %or_ln186_27

]]></Node>
<StgValue><ssdm name="zext_ln186_28"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:93 %fm_ram_addr_28 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_28

]]></Node>
<StgValue><ssdm name="fm_ram_addr_28"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:94 %or_ln186_28 = or i14 %tmp_1, i14 29

]]></Node>
<StgValue><ssdm name="or_ln186_28"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:95 %zext_ln186_29 = zext i14 %or_ln186_28

]]></Node>
<StgValue><ssdm name="zext_ln186_29"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:96 %fm_ram_addr_29 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_29

]]></Node>
<StgValue><ssdm name="fm_ram_addr_29"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:155 %fm_ram_load_26 = load i14 %fm_ram_addr_26

]]></Node>
<StgValue><ssdm name="fm_ram_load_26"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:156 %add_ln59_26 = add i8 %fm_ram_load_26, i8 %result_m_Val_V_57

]]></Node>
<StgValue><ssdm name="add_ln59_26"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:157 %fm_ram_load_27 = load i14 %fm_ram_addr_27

]]></Node>
<StgValue><ssdm name="fm_ram_load_27"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:158 %add_ln59_27 = add i8 %fm_ram_load_27, i8 %result_m_Val_V_58

]]></Node>
<StgValue><ssdm name="add_ln59_27"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:159 %fm_ram_load_28 = load i14 %fm_ram_addr_28

]]></Node>
<StgValue><ssdm name="fm_ram_load_28"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:161 %fm_ram_load_29 = load i14 %fm_ram_addr_29

]]></Node>
<StgValue><ssdm name="fm_ram_load_29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:97 %or_ln186_29 = or i14 %tmp_1, i14 30

]]></Node>
<StgValue><ssdm name="or_ln186_29"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:98 %zext_ln186_30 = zext i14 %or_ln186_29

]]></Node>
<StgValue><ssdm name="zext_ln186_30"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:99 %fm_ram_addr_30 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_30

]]></Node>
<StgValue><ssdm name="fm_ram_addr_30"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:100 %or_ln186_30 = or i14 %tmp_1, i14 31

]]></Node>
<StgValue><ssdm name="or_ln186_30"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:101 %zext_ln186_31 = zext i14 %or_ln186_30

]]></Node>
<StgValue><ssdm name="zext_ln186_31"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:102 %fm_ram_addr_31 = getelementptr i8 %fm_ram, i64 0, i64 %zext_ln186_31

]]></Node>
<StgValue><ssdm name="fm_ram_addr_31"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:159 %fm_ram_load_28 = load i14 %fm_ram_addr_28

]]></Node>
<StgValue><ssdm name="fm_ram_load_28"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:160 %add_ln59_28 = add i8 %fm_ram_load_28, i8 %result_m_Val_V_59

]]></Node>
<StgValue><ssdm name="add_ln59_28"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:161 %fm_ram_load_29 = load i14 %fm_ram_addr_29

]]></Node>
<StgValue><ssdm name="fm_ram_load_29"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:162 %add_ln59_29 = add i8 %fm_ram_load_29, i8 %result_m_Val_V_60

]]></Node>
<StgValue><ssdm name="add_ln59_29"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:163 %fm_ram_load_30 = load i14 %fm_ram_addr_30

]]></Node>
<StgValue><ssdm name="fm_ram_load_30"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:165 %fm_ram_load_31 = load i14 %fm_ram_addr_31

]]></Node>
<StgValue><ssdm name="fm_ram_load_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:163 %fm_ram_load_30 = load i14 %fm_ram_addr_30

]]></Node>
<StgValue><ssdm name="fm_ram_load_30"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:164 %add_ln59_30 = add i8 %fm_ram_load_30, i8 %result_m_Val_V_61

]]></Node>
<StgValue><ssdm name="add_ln59_30"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="14">
<![CDATA[
for.inc.split:165 %fm_ram_load_31 = load i14 %fm_ram_addr_31

]]></Node>
<StgValue><ssdm name="fm_ram_load_31"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:166 %add_ln59_31 = add i8 %fm_ram_load_31, i8 %result_m_Val_V_62

]]></Node>
<StgValue><ssdm name="add_ln59_31"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:167 %br_ln56 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
