{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539227755947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539227755947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 00:15:55 2018 " "Processing started: Thu Oct 11 00:15:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539227755947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539227755947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539227755947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539227757002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/riscv_top_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_top_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top_ahb3lite " "Found entity 1: riscv_top_ahb3lite" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757045 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "riscv_icache_ahb3lite.sv(165) " "Verilog HDL Module Instantiation warning at riscv_icache_ahb3lite.sv(165): ignored dangling comma in List of Port Connections" {  } { { "proc/ahb3lite/riscv_icache_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_icache_ahb3lite.sv" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1539227757047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/riscv_icache_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_icache_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_icache_ahb3lite " "Found entity 1: riscv_icache_ahb3lite" {  } { { "proc/ahb3lite/riscv_icache_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_icache_ahb3lite.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/biu_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/biu_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 biu_ahb3lite " "Found entity 1: biu_ahb3lite" {  } { { "proc/ahb3lite/biu_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/biu_ahb3lite.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_wbuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_wbuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wbuf " "Found entity 1: riscv_wbuf" {  } { { "proc/core/memory/riscv_wbuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_wbuf.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(220) " "Verilog HDL warning at riscv_pmpchk.sv(220): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(229) " "Verilog HDL warning at riscv_pmpchk.sv(229): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_pmpchk.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmpchk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pmpchk " "Found entity 1: riscv_pmpchk" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_pmachk.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmachk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pmachk " "Found entity 1: riscv_pmachk" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_mmu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_mmu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mmu " "Found entity 1: riscv_mmu" {  } { { "proc/core/memory/riscv_mmu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_mmu.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_memmisaligned.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_memmisaligned.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_memmisaligned " "Found entity 1: riscv_memmisaligned" {  } { { "proc/core/memory/riscv_memmisaligned.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_memmisaligned.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_membuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_membuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_membuf " "Found entity 1: riscv_membuf" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_imem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_imem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_imem_ctrl " "Found entity 1: riscv_imem_ctrl" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_dmem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_dmem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dmem_ctrl " "Found entity 1: riscv_dmem_ctrl" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(233) " "Verilog HDL warning at biu_mux.sv(233): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(234) " "Verilog HDL warning at biu_mux.sv(234): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(235) " "Verilog HDL warning at biu_mux.sv(235): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(236) " "Verilog HDL warning at biu_mux.sv(236): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(237) " "Verilog HDL warning at biu_mux.sv(237): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(238) " "Verilog HDL warning at biu_mux.sv(238): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(239) " "Verilog HDL warning at biu_mux.sv(239): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/biu_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/biu_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 biu_mux " "Found entity 1: biu_mux" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757080 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(227) " "Verilog HDL warning at riscv_noicache_core.sv(227): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(228) " "Verilog HDL warning at riscv_noicache_core.sv(228): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(252) " "Verilog HDL warning at riscv_noicache_core.sv(252): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(253) " "Verilog HDL warning at riscv_noicache_core.sv(253): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(261) " "Verilog HDL warning at riscv_noicache_core.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(262) " "Verilog HDL warning at riscv_noicache_core.sv(262): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(263) " "Verilog HDL warning at riscv_noicache_core.sv(263): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(264) " "Verilog HDL warning at riscv_noicache_core.sv(264): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_noicache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_noicache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_noicache_core " "Found entity 1: riscv_noicache_core" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_noicache_core.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(783) " "Verilog HDL warning at riscv_icache_core.sv(783): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_icache_core.sv" 783 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(800) " "Verilog HDL warning at riscv_icache_core.sv(800): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_icache_core.sv" 800 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(805) " "Verilog HDL warning at riscv_icache_core.sv(805): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_icache_core.sv" 805 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_icache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_icache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_icache_core " "Found entity 1: riscv_icache_core" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_icache_core.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_dext.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dext " "Found entity 1: riscv_dext" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1046) " "Verilog HDL warning at riscv_dcache_core.sv(1046): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1046 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1047) " "Verilog HDL warning at riscv_dcache_core.sv(1047): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1047 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1054) " "Verilog HDL warning at riscv_dcache_core.sv(1054): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1054 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1076) " "Verilog HDL warning at riscv_dcache_core.sv(1076): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1076 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1083) " "Verilog HDL warning at riscv_dcache_core.sv(1083): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1083 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1084) " "Verilog HDL warning at riscv_dcache_core.sv(1084): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 1084 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_dcache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dcache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dcache_core " "Found entity 1: riscv_dcache_core" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dcache_core.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/rl_ram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/rl_ram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_ram_1r1w " "Found entity 1: rl_ram_1r1w" {  } { { "ram/rl_ram_1r1w.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/rl_ram_1r1w_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/rl_ram_1r1w_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_ram_1r1w_generic " "Found entity 1: rl_ram_1r1w_generic" {  } { { "ram/rl_ram_1r1w_generic.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w_generic.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/rl_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/rl_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_queue " "Found entity 1: rl_queue" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_state1.10_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_state1.10_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_state_pkg (SystemVerilog) " "Found design unit 1: riscv_state_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_state1.10_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_state1.10_pkg.sv" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_rv12_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_rv12_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_rv12_pkg (SystemVerilog) " "Found design unit 1: riscv_rv12_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_rv12_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_rv12_pkg.sv" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_pma_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_pma_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pma_pkg (SystemVerilog) " "Found design unit 1: riscv_pma_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_pma_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_pma_pkg.sv" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_opcodes_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_opcodes_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_opcodes_pkg (SystemVerilog) " "Found design unit 1: riscv_opcodes_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_opcodes_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_opcodes_pkg.sv" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_du_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_du_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_du_pkg (SystemVerilog) " "Found design unit 1: riscv_du_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_du_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_du_pkg.sv" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/biu_constants_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/biu_constants_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 biu_constants_pkg (SystemVerilog) " "Found design unit 1: biu_constants_pkg (SystemVerilog)" {  } { { "proc/pkg/biu_constants_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/biu_constants_pkg.sv" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_mul.sv(203) " "Verilog HDL warning at riscv_mul.sv(203): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mul " "Found entity 1: riscv_mul" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(194) " "Verilog HDL warning at riscv_lsu.sv(194): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(208) " "Verilog HDL warning at riscv_lsu.sv(208): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(209) " "Verilog HDL warning at riscv_lsu.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(261) " "Verilog HDL warning at riscv_lsu.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(286) " "Verilog HDL warning at riscv_lsu.sv(286): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_lsu " "Found entity 1: riscv_lsu" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(175) " "Verilog HDL warning at riscv_div.sv(175): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(177) " "Verilog HDL warning at riscv_div.sv(177): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(178) " "Verilog HDL warning at riscv_div.sv(178): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(418) " "Verilog HDL warning at riscv_div.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_div " "Found entity 1: riscv_div" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_bu.sv(38) " "Verilog HDL Declaration information at riscv_bu.sv(38): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_bu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_bu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_bu " "Found entity 1: riscv_bu" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(179) " "Verilog HDL warning at riscv_alu.sv(179): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(268) " "Verilog HDL warning at riscv_alu.sv(268): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_alu.sv(36) " "Verilog HDL Declaration information at riscv_alu.sv(36): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(193) " "Verilog HDL warning at riscv_wb.sv(193): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(209) " "Verilog HDL warning at riscv_wb.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wb " "Found entity 1: riscv_wb" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IS_RV32E is_rv32e riscv_state1.10.sv(39) " "Verilog HDL Declaration information at riscv_state1.10.sv(39): object \"IS_RV32E\" differs only in case from object \"is_rv32e\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_state1.10.sv(41) " "Verilog HDL Declaration information at riscv_state1.10.sv(41): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_state1.10.sv(42) " "Verilog HDL Declaration information at riscv_state1.10.sv(42): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_MMU has_mmu riscv_state1.10.sv(43) " "Verilog HDL Declaration information at riscv_state1.10.sv(43): object \"HAS_MMU\" differs only in case from object \"has_mmu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_EXT has_ext riscv_state1.10.sv(49) " "Verilog HDL Declaration information at riscv_state1.10.sv(49): object \"HAS_EXT\" differs only in case from object \"has_ext\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_state1.10.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_state1.10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_state1_10 " "Found entity 1: riscv_state1_10" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_rf " "Found entity 1: riscv_rf" {  } { { "proc/core/riscv_rf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_rf.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mem " "Found entity 1: riscv_mem" {  } { { "proc/core/riscv_mem.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_mem.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_if.sv(257) " "Verilog HDL warning at riscv_if.sv(257): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_if " "Found entity 1: riscv_if" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(417) " "Verilog HDL warning at riscv_id.sv(417): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(418) " "Verilog HDL warning at riscv_id.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1539227757160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XLEN xlen riscv_id.sv(40) " "Verilog HDL Declaration information at riscv_id.sv(40): object \"XLEN\" differs only in case from object \"xlen\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_id.sv(45) " "Verilog HDL Declaration information at riscv_id.sv(45): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539227757161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_id " "Found entity 1: riscv_id" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_ex " "Found entity 1: riscv_ex" {  } { { "proc/core/riscv_ex.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_du.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_du.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_du " "Found entity 1: riscv_du" {  } { { "proc/core/riscv_du.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_du.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "proc/core/riscv_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_bp.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_bp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_bp " "Found entity 1: riscv_bp" {  } { { "proc/core/riscv_bp.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_bp.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/ahb3lite_pkg.sv 3 2 " "Found 3 design units, including 2 entities, in source file proc/pkg/ahb3lite_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ahb3lite_pkg (SystemVerilog) " "Found design unit 1: ahb3lite_pkg (SystemVerilog)" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/ahb3lite_pkg.sv" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ahb3lite_bus " "Found entity 1: ahb3lite_bus" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/ahb3lite_pkg.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757177 ""} { "Info" "ISGN_ENTITY_NAME" "2 apb_bus " "Found entity 2: apb_bus" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/ahb3lite_pkg.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "if_parcel_error riscv_top_ahb3lite.sv(292) " "Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(292): created implicit net for \"if_parcel_error\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227757181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_lock riscv_top_ahb3lite.sv(344) " "Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(344): created implicit net for \"dmem_lock\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227757181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top_ahb3lite " "Elaborating entity \"riscv_top_ahb3lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539227757288 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_lock 0 riscv_top_ahb3lite.sv(344) " "Net \"dmem_lock\" at riscv_top_ahb3lite.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757293 "|riscv_top_ahb3lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core riscv_core:core " "Elaborating entity \"riscv_core\" for hierarchy \"riscv_core:core\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "core" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757297 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "du_dati_frf 0 riscv_core.sv(237) " "Net \"du_dati_frf\" at riscv_core.sv(237) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/riscv_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 237 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757303 "|riscv_top_ahb3lite|riscv_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_if riscv_core:core\|riscv_if:if_unit " "Elaborating entity \"riscv_if\" for hierarchy \"riscv_core:core\|riscv_if:if_unit\"" {  } { { "proc/core/riscv_core.sv" "if_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 riscv_if.sv(130) " "Verilog HDL assignment warning at riscv_if.sv(130): truncated value with size 2 to match size of target (1)" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757310 "|riscv_core|riscv_if:if_unit"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "riscv_if.sv(215) " "Verilog HDL Case Statement warning at riscv_if.sv(215): can't check case statement for completeness because the case expression has too many possible states" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 215 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1539227757310 "|riscv_core|riscv_if:if_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_id riscv_core:core\|riscv_id:id_unit " "Elaborating entity \"riscv_id\" for hierarchy \"riscv_core:core\|riscv_id:id_unit\"" {  } { { "proc/core/riscv_core.sv" "id_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xlen64 riscv_id.sv(150) " "Verilog HDL or VHDL warning at riscv_id.sv(150): object \"xlen64\" assigned a value but never read" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757319 "|riscv_core|riscv_id:id_unit"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "riscv_id.sv(675) " "Verilog HDL Case Statement warning at riscv_id.sv(675): can't check case statement for completeness because the case expression has too many possible states" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 675 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1539227757319 "|riscv_core|riscv_id:id_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_ex riscv_core:core\|riscv_ex:ex_units " "Elaborating entity \"riscv_ex\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\"" {  } { { "proc/core/riscv_core.sv" "ex_units" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_alu riscv_core:core\|riscv_ex:ex_units\|riscv_alu:alu " "Elaborating entity \"riscv_alu\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\|riscv_alu:alu\"" {  } { { "proc/core/riscv_ex.sv" "alu" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_rvc riscv_alu.sv(95) " "Verilog HDL or VHDL warning at riscv_alu.sv(95): object \"has_rvc\" assigned a value but never read" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757332 "|riscv_core|riscv_ex:ex_units|riscv_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_lsu riscv_core:core\|riscv_ex:ex_units\|riscv_lsu:lsu " "Elaborating entity \"riscv_lsu\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\|riscv_lsu:lsu\"" {  } { { "proc/core/riscv_ex.sv" "lsu" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_bu riscv_core:core\|riscv_ex:ex_units\|riscv_bu:bu " "Elaborating entity \"riscv_bu\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\|riscv_bu:bu\"" {  } { { "proc/core/riscv_ex.sv" "bu" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757340 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "riscv_bu.sv(225) " "Verilog HDL Case Statement warning at riscv_bu.sv(225): can't check case statement for completeness because the case expression has too many possible states" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv" 225 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1539227757343 "|riscv_core|riscv_ex:ex_units|riscv_bu:bu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_mul riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul " "Elaborating entity \"riscv_mul\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\"" {  } { { "proc/core/riscv_ex.sv" "mul" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_mul.sv(203) " "Verilog HDL assignment warning at riscv_mul.sv(203): truncated value with size 32 to match size of target (1)" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757349 "|riscv_core|riscv_ex:ex_units|riscv_mul:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_mul.sv(321) " "Verilog HDL assignment warning at riscv_mul.sv(321): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757349 "|riscv_core|riscv_ex:ex_units|riscv_mul:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_mul.sv(350) " "Verilog HDL assignment warning at riscv_mul.sv(350): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757349 "|riscv_core|riscv_ex:ex_units|riscv_mul:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_mul.sv(354) " "Verilog HDL assignment warning at riscv_mul.sv(354): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757349 "|riscv_core|riscv_ex:ex_units|riscv_mul:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_div riscv_core:core\|riscv_ex:ex_units\|riscv_div:div " "Elaborating entity \"riscv_div\" for hierarchy \"riscv_core:core\|riscv_ex:ex_units\|riscv_div:div\"" {  } { { "proc/core/riscv_ex.sv" "div" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 riscv_div.sv(385) " "Verilog HDL assignment warning at riscv_div.sv(385): truncated value with size 32 to match size of target (5)" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757356 "|riscv_core|riscv_ex:ex_units|riscv_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_mem riscv_core:core\|riscv_mem:mem_unit " "Elaborating entity \"riscv_mem\" for hierarchy \"riscv_core:core\|riscv_mem:mem_unit\"" {  } { { "proc/core/riscv_core.sv" "mem_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_wb riscv_core:core\|riscv_wb:wb_unit " "Elaborating entity \"riscv_wb\" for hierarchy \"riscv_core:core\|riscv_wb:wb_unit\"" {  } { { "proc/core/riscv_core.sv" "wb_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_wb.sv(198) " "Verilog HDL assignment warning at riscv_wb.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757368 "|riscv_core|riscv_wb:wb_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riscv_wb.sv(199) " "Verilog HDL assignment warning at riscv_wb.sv(199): truncated value with size 32 to match size of target (16)" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757368 "|riscv_core|riscv_wb:wb_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_state1_10 riscv_core:core\|riscv_state1_10:cpu_state " "Elaborating entity \"riscv_state1_10\" for hierarchy \"riscv_core:core\|riscv_state1_10:cpu_state\"" {  } { { "proc/core/riscv_core.sv" "cpu_state" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_state1.10.sv(465) " "Verilog HDL assignment warning at riscv_state1.10.sv(465): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757386 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "riscv_state1.10.sv(467) " "Verilog HDL error at riscv_state1.10.sv(467): constant value overflow" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 467 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1539227757386 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_state1.10.sv(468) " "Verilog HDL assignment warning at riscv_state1.10.sv(468): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757386 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_state1.10.sv(469) " "Verilog HDL assignment warning at riscv_state1.10.sv(469): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757386 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_state1.10.sv(470) " "Verilog HDL assignment warning at riscv_state1.10.sv(470): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757386 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riscv_state1.10.sv(471) " "Verilog HDL assignment warning at riscv_state1.10.sv(471): truncated value with size 32 to match size of target (8)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "riscv_state1.10.sv(595) " "Verilog HDL Case Statement warning at riscv_state1.10.sv(595): can't check case statement for completeness because the case expression has too many possible states" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 595 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 riscv_state1.10.sv(138) " "Verilog HDL assignment warning at riscv_state1.10.sv(138): truncated value with size 32 to match size of target (4)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "csr.fcsr.rm 0 riscv_state1.10.sv(234) " "Net \"csr.fcsr.rm\" at riscv_state1.10.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "csr.fcsr.flags 0 riscv_state1.10.sv(234) " "Net \"csr.fcsr.flags\" at riscv_state1.10.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[2\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[2\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[3\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[3\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[4\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[4\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[5\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[5\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[6\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[6\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[7\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[7\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[8\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[8\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[9\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[9\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[10\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[10\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[11\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[11\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[12\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[12\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[13\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[13\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[14\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[14\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757387 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[15\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[15\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[16\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[16\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[17\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[17\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[18\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[18\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[19\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[19\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[20\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[20\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[21\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[21\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[22\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[22\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[23\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[23\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[24\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[24\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[25\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[25\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[26\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[26\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[27\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[27\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[28\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[28\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[29\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[29\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[30\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[30\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mideleg\[31\] riscv_state1.10.sv(868) " "Inferred latch for \"csr.mideleg\[31\]\" at riscv_state1.10.sv(868)" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539227757388 "|riscv_core|riscv_state1_10:cpu_state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_rf riscv_core:core\|riscv_rf:int_rf " "Elaborating entity \"riscv_rf\" for hierarchy \"riscv_core:core\|riscv_rf:int_rf\"" {  } { { "proc/core/riscv_core.sv" "int_rf" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_bp riscv_core:core\|riscv_bp:bp_unit " "Elaborating entity \"riscv_bp\" for hierarchy \"riscv_core:core\|riscv_bp:bp_unit\"" {  } { { "proc/core/riscv_core.sv" "bp_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_ram_1r1w riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst " "Elaborating entity \"rl_ram_1r1w\" for hierarchy \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\"" {  } { { "proc/core/riscv_bp.sv" "bp_ram_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_bp.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757411 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "INFO   : No memory technology specified. Using generic inferred memory (...\|rl_ram_1r1w) rl_ram_1r1w.sv(155) " "Verilog HDL Display System Task info at rl_ram_1r1w.sv(155): INFO   : No memory technology specified. Using generic inferred memory (...\|rl_ram_1r1w)" {  } { { "ram/rl_ram_1r1w.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w.sv" 155 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1539227757412 "|riscv_core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_ram_1r1w_generic riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst " "Elaborating entity \"rl_ram_1r1w_generic\" for hierarchy \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\"" {  } { { "ram/rl_ram_1r1w.sv" "ram_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1 " "Elaborated megafunction instantiation \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1 " "Instantiated megafunction \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757498 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539227757498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eug1 " "Found entity 1: altsyncram_eug1" {  } { { "db/altsyncram_eug1.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/db/altsyncram_eug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227757558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227757558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eug1 riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1\|altsyncram_eug1:auto_generated " "Elaborating entity \"altsyncram_eug1\" for hierarchy \"riscv_core:core\|riscv_bp:bp_unit\|rl_ram_1r1w:bp_ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[1\]__1\|altsyncram_eug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_du riscv_core:core\|riscv_du:du_unit " "Elaborating entity \"riscv_du\" for hierarchy \"riscv_core:core\|riscv_du:du_unit\"" {  } { { "proc/core/riscv_core.sv" "du_unit" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_imem_ctrl riscv_imem_ctrl:imem_ctrl_inst " "Elaborating entity \"riscv_imem_ctrl\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "imem_ctrl_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "biu_d_ack riscv_imem_ctrl.sv(203) " "Verilog HDL or VHDL warning at riscv_imem_ctrl.sv(203): object \"biu_d_ack\" assigned a value but never read" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757580 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "biu_adro riscv_imem_ctrl.sv(204) " "Verilog HDL or VHDL warning at riscv_imem_ctrl.sv(204): object \"biu_adro\" assigned a value but never read" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757580 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_imem_ctrl.sv(601) " "Verilog HDL Case Statement information at riscv_imem_ctrl.sv(601): all case item expressions in this case statement are onehot" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 601 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757580 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_membuf riscv_imem_ctrl:imem_ctrl_inst\|riscv_membuf:nxt_pc_queue_inst " "Elaborating entity \"riscv_membuf\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_membuf:nxt_pc_queue_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "nxt_pc_queue_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_membuf.sv(103) " "Verilog HDL assignment warning at riscv_membuf.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757584 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_membuf.sv(104) " "Verilog HDL assignment warning at riscv_membuf.sv(104): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757584 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_membuf.sv(102) " "Verilog HDL Case Statement information at riscv_membuf.sv(102): all case item expressions in this case statement are onehot" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757584 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_queue riscv_imem_ctrl:imem_ctrl_inst\|riscv_membuf:nxt_pc_queue_inst\|rl_queue:rl_queue_inst " "Elaborating entity \"rl_queue\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_membuf:nxt_pc_queue_inst\|rl_queue:rl_queue_inst\"" {  } { { "proc/core/memory/riscv_membuf.sv" "rl_queue_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rl_queue.sv(134) " "Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (1)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rl_queue.sv(135) " "Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (1)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(133) " "Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(177) " "Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(189) " "Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(201) " "Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757589 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(213) " "Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757590 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_memmisaligned riscv_imem_ctrl:imem_ctrl_inst\|riscv_memmisaligned:misaligned_inst " "Elaborating entity \"riscv_memmisaligned\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_memmisaligned:misaligned_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "misaligned_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_mmu riscv_imem_ctrl:imem_ctrl_inst\|riscv_mmu:mmu_inst " "Elaborating entity \"riscv_mmu\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_mmu:mmu_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "mmu_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_pmachk riscv_imem_ctrl:imem_ctrl_inst\|riscv_pmachk:pmachk_inst " "Elaborating entity \"riscv_pmachk\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_pmachk:pmachk_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "pmachk_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pma_match riscv_pmachk.sv(199) " "Verilog HDL or VHDL warning at riscv_pmachk.sv(199): object \"pma_match\" assigned a value but never read" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757609 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmachk.sv(113) " "Verilog HDL warning at riscv_pmachk.sv(113): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv" 113 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757609 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmachk.sv(144) " "Verilog HDL warning at riscv_pmachk.sv(144): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv" 144 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757609 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmachk.sv(145) " "Verilog HDL warning at riscv_pmachk.sv(145): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv" 145 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757609 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_pmpchk riscv_imem_ctrl:imem_ctrl_inst\|riscv_pmpchk:pmpchk_inst " "Elaborating entity \"riscv_pmpchk\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_pmpchk:pmpchk_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "pmpchk_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(217) " "Verilog HDL assignment warning at riscv_pmpchk.sv(217): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(103) " "Verilog HDL assignment warning at riscv_pmpchk.sv(103): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmpchk.sv(103) " "Verilog HDL warning at riscv_pmpchk.sv(103): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(220) " "Verilog HDL assignment warning at riscv_pmpchk.sv(220): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(134) " "Verilog HDL assignment warning at riscv_pmpchk.sv(134): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(135) " "Verilog HDL assignment warning at riscv_pmpchk.sv(135): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmpchk.sv(134) " "Verilog HDL warning at riscv_pmpchk.sv(134): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 134 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757652 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "riscv_pmpchk.sv(135) " "Verilog HDL warning at riscv_pmpchk.sv(135): converting signed shift amount to unsigned" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 135 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1539227757653 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 riscv_pmpchk.sv(229) " "Verilog HDL assignment warning at riscv_pmpchk.sv(229): truncated value with size 32 to match size of target (30)" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757653 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "highest_priority_match riscv_pmpchk.sv(167) " "Verilog HDL Function Declaration warning at riscv_pmpchk.sv(167): function \"highest_priority_match\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 167 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1539227757653 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "highest_priority_match\[3..0\] 0 riscv_pmpchk.sv(167) " "Net \"highest_priority_match\[3..0\]\" at riscv_pmpchk.sv(167) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757653 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_dext riscv_imem_ctrl:imem_ctrl_inst\|riscv_dext:dext_inst " "Elaborating entity \"riscv_dext\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|riscv_dext:dext_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "dext_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757657 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hold_mem_prot riscv_dext.sv(88) " "Verilog HDL warning at riscv_dext.sv(88): object hold_mem_prot used but never assigned" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1539227757658 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_dext.sv(125) " "Verilog HDL assignment warning at riscv_dext.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_dext.sv(126) " "Verilog HDL assignment warning at riscv_dext.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_dext.sv(124) " "Verilog HDL Case Statement information at riscv_dext.sv(124): all case item expressions in this case statement are onehot" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_dext.sv(135) " "Verilog HDL assignment warning at riscv_dext.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_dext.sv(138) " "Verilog HDL assignment warning at riscv_dext.sv(138): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hold_mem_prot 0 riscv_dext.sv(88) " "Net \"hold_mem_prot\" at riscv_dext.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757659 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_queue riscv_imem_ctrl:imem_ctrl_inst\|rl_queue:ext_vadr_queue_inst " "Elaborating entity \"rl_queue\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|rl_queue:ext_vadr_queue_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "ext_vadr_queue_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rl_queue.sv(134) " "Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (3)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rl_queue.sv(135) " "Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (3)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(133) " "Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(177) " "Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(189) " "Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(201) " "Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(213) " "Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757666 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu_mux riscv_imem_ctrl:imem_ctrl_inst\|biu_mux:biu_mux_inst " "Elaborating entity \"biu_mux\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|biu_mux:biu_mux_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "biu_mux_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pending_size biu_mux.sv(141) " "Verilog HDL or VHDL warning at biu_mux.sv(141): object \"pending_size\" assigned a value but never read" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "biu_mux.sv(97) " "Verilog HDL Case Statement warning at biu_mux.sv(97): incomplete case statement has no default case item" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "biu_type2cnt biu_type2cnt biu_mux.sv(94) " "Verilog HDL warning at biu_mux.sv(94): variable biu_type2cnt in static task or function biu_type2cnt may have unintended latch behavior" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 94 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "biu_type2cnt biu_mux.sv(94) " "Verilog HDL Function Declaration warning at biu_mux.sv(94): function \"biu_type2cnt\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 94 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 biu_mux.sv(181) " "Verilog HDL assignment warning at biu_mux.sv(181): truncated value with size 32 to match size of target (4)" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 biu_mux.sv(233) " "Verilog HDL assignment warning at biu_mux.sv(233): truncated value with size 32 to match size of target (1)" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757670 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 biu_mux.sv(237) " "Verilog HDL assignment warning at biu_mux.sv(237): truncated value with size 32 to match size of target (1)" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757671 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 biu_mux.sv(238) " "Verilog HDL assignment warning at biu_mux.sv(238): truncated value with size 32 to match size of target (1)" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757671 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "biu_type2cnt 0 biu_mux.sv(94) " "Net \"biu_type2cnt\" at biu_mux.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1539227757671 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "biu_prot_o biu_mux.sv(72) " "Output port \"biu_prot_o\" at biu_mux.sv(72) has no driver" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1539227757671 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_queue riscv_imem_ctrl:imem_ctrl_inst\|rl_queue:parcel_queue_inst " "Elaborating entity \"rl_queue\" for hierarchy \"riscv_imem_ctrl:imem_ctrl_inst\|rl_queue:parcel_queue_inst\"" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "parcel_queue_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rl_queue.sv(134) " "Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (3)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rl_queue.sv(135) " "Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (3)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(133) " "Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(177) " "Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(189) " "Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(201) " "Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(213) " "Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757682 "|riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_dmem_ctrl riscv_dmem_ctrl:dmem_ctrl_inst " "Elaborating entity \"riscv_dmem_ctrl\" for hierarchy \"riscv_dmem_ctrl:dmem_ctrl_inst\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "dmem_ctrl_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "biu_d_ack riscv_dmem_ctrl.sv(198) " "Verilog HDL or VHDL warning at riscv_dmem_ctrl.sv(198): object \"biu_d_ack\" assigned a value but never read" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757690 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "biu_adro riscv_dmem_ctrl.sv(199) " "Verilog HDL or VHDL warning at riscv_dmem_ctrl.sv(199): object \"biu_adro\" assigned a value but never read" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539227757690 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_dmem_ctrl.sv(569) " "Verilog HDL Case Statement information at riscv_dmem_ctrl.sv(569): all case item expressions in this case statement are onehot" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv" 569 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757690 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_membuf riscv_dmem_ctrl:dmem_ctrl_inst\|riscv_membuf:membuf_inst " "Elaborating entity \"riscv_membuf\" for hierarchy \"riscv_dmem_ctrl:dmem_ctrl_inst\|riscv_membuf:membuf_inst\"" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "membuf_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_membuf.sv(103) " "Verilog HDL assignment warning at riscv_membuf.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757694 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 riscv_membuf.sv(104) " "Verilog HDL assignment warning at riscv_membuf.sv(104): truncated value with size 32 to match size of target (2)" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757694 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_membuf.sv(102) " "Verilog HDL Case Statement information at riscv_membuf.sv(102): all case item expressions in this case statement are onehot" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757694 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_queue riscv_dmem_ctrl:dmem_ctrl_inst\|riscv_membuf:membuf_inst\|rl_queue:rl_queue_inst " "Elaborating entity \"rl_queue\" for hierarchy \"riscv_dmem_ctrl:dmem_ctrl_inst\|riscv_membuf:membuf_inst\|rl_queue:rl_queue_inst\"" {  } { { "proc/core/memory/riscv_membuf.sv" "rl_queue_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rl_queue.sv(134) " "Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (1)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rl_queue.sv(135) " "Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (1)" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(133) " "Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(177) " "Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(189) " "Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(201) " "Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rl_queue.sv(213) " "Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot" {  } { { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539227757699 "|riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu_ahb3lite biu_ahb3lite:ibiu_inst " "Elaborating entity \"biu_ahb3lite\" for hierarchy \"biu_ahb3lite:ibiu_inst\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "ibiu_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227757752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 biu_ahb3lite.sv(239) " "Verilog HDL assignment warning at biu_ahb3lite.sv(239): truncated value with size 32 to match size of target (4)" {  } { { "proc/ahb3lite/biu_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/biu_ahb3lite.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539227757754 "|riscv_top_ahb3lite|biu_ahb3lite:ibiu_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscv_core:core\|riscv_rf:int_rf\|rf_rtl_0 " "Inferred RAM node \"riscv_core:core\|riscv_rf:int_rf\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1539227768931 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:core\|riscv_rf:int_rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:core\|riscv_rf:int_rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:core\|riscv_rf:int_rf\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:core\|riscv_rf:int_rf\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:core\|riscv_rf:int_rf\|rf_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:core\|riscv_rf:int_rf\|rf_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539227799027 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1539227799027 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539227799027 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|Mult0\"" {  } { { "proc/core/ex/riscv_mul.sv" "Mult0" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227799032 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539227799032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:core\|riscv_rf:int_rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:core\|riscv_rf:int_rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:core\|riscv_rf:int_rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"riscv_core:core\|riscv_rf:int_rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539227799059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227799126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227799126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|lpm_mult:Mult0\"" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"riscv_core:core\|riscv_ex:ex_units\|riscv_mul:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539227799173 ""}  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539227799173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539227799233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539227799233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1539227802246 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1539227802397 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1539227802397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "proc/ahb3lite/biu_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/biu_ahb3lite.sv" 207 -1 0 } } { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv" 49 -1 0 } } { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 78 -1 0 } } { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 541 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 170 -1 0 } } { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 819 -1 0 } } { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 830 -1 0 } } { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv" 1445 -1 0 } } { "proc/core/riscv_ex.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv" 167 -1 0 } } { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 189 -1 0 } } { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv" 267 -1 0 } } { "proc/core/riscv_mem.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_mem.sv" 59 -1 0 } } { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv" 130 -1 0 } } { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv" 57 -1 0 } } { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv" 56 -1 0 } } { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv" 50 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 53 -1 0 } } { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv" 55 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 224 -1 0 } } { "ram/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv" 99 -1 0 } } { "proc/core/riscv_bp.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_bp.sv" 84 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 138 -1 0 } } { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 49 -1 0 } } { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 107 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 158 -1 0 } } { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv" 99 -1 0 } } { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv" 151 -1 0 } } { "proc/core/riscv_mem.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_mem.sv" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1539227803442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1539227803442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[0\] GND " "Pin \"ins_HWDATA\[0\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[1\] GND " "Pin \"ins_HWDATA\[1\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[2\] GND " "Pin \"ins_HWDATA\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[3\] GND " "Pin \"ins_HWDATA\[3\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[4\] GND " "Pin \"ins_HWDATA\[4\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[5\] GND " "Pin \"ins_HWDATA\[5\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[6\] GND " "Pin \"ins_HWDATA\[6\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[7\] GND " "Pin \"ins_HWDATA\[7\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[8\] GND " "Pin \"ins_HWDATA\[8\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[9\] GND " "Pin \"ins_HWDATA\[9\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[10\] GND " "Pin \"ins_HWDATA\[10\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[11\] GND " "Pin \"ins_HWDATA\[11\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[12\] GND " "Pin \"ins_HWDATA\[12\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[13\] GND " "Pin \"ins_HWDATA\[13\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[14\] GND " "Pin \"ins_HWDATA\[14\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[15\] GND " "Pin \"ins_HWDATA\[15\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[16\] GND " "Pin \"ins_HWDATA\[16\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[17\] GND " "Pin \"ins_HWDATA\[17\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[18\] GND " "Pin \"ins_HWDATA\[18\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[19\] GND " "Pin \"ins_HWDATA\[19\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[20\] GND " "Pin \"ins_HWDATA\[20\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[21\] GND " "Pin \"ins_HWDATA\[21\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[22\] GND " "Pin \"ins_HWDATA\[22\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[23\] GND " "Pin \"ins_HWDATA\[23\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[24\] GND " "Pin \"ins_HWDATA\[24\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[25\] GND " "Pin \"ins_HWDATA\[25\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[26\] GND " "Pin \"ins_HWDATA\[26\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[27\] GND " "Pin \"ins_HWDATA\[27\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[28\] GND " "Pin \"ins_HWDATA\[28\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[29\] GND " "Pin \"ins_HWDATA\[29\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[30\] GND " "Pin \"ins_HWDATA\[30\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWDATA\[31\] GND " "Pin \"ins_HWDATA\[31\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HWRITE GND " "Pin \"ins_HWRITE\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HWRITE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HSIZE\[0\] GND " "Pin \"ins_HSIZE\[0\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HSIZE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HSIZE\[2\] GND " "Pin \"ins_HSIZE\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HSIZE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HBURST\[0\] GND " "Pin \"ins_HBURST\[0\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HBURST[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HBURST\[1\] GND " "Pin \"ins_HBURST\[1\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HBURST[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HBURST\[2\] GND " "Pin \"ins_HBURST\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HBURST[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HPROT\[2\] GND " "Pin \"ins_HPROT\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HPROT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HPROT\[3\] GND " "Pin \"ins_HPROT\[3\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HPROT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_HMASTLOCK GND " "Pin \"ins_HMASTLOCK\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|ins_HMASTLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HSIZE\[2\] GND " "Pin \"dat_HSIZE\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HSIZE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HBURST\[0\] GND " "Pin \"dat_HBURST\[0\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HBURST[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HBURST\[1\] GND " "Pin \"dat_HBURST\[1\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HBURST[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HBURST\[2\] GND " "Pin \"dat_HBURST\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HBURST[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HPROT\[2\] GND " "Pin \"dat_HPROT\[2\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HPROT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HPROT\[3\] GND " "Pin \"dat_HPROT\[3\]\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HPROT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_HMASTLOCK GND " "Pin \"dat_HMASTLOCK\" is stuck at GND" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539227849230 "|riscv_top_ahb3lite|dat_HMASTLOCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539227849230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539227877360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/Matérias/ArqComp/output_files/RV12LP.map.smsg " "Generated suppressed messages file D:/Documentos/UFMG/Matérias/ArqComp/output_files/RV12LP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1539227877807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539227879018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227879018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].amo_type\[0\] " "No output dependent on input pin \"pma_cfg_i\[2\].amo_type\[0\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].amo_type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].amo_type\[1\] " "No output dependent on input pin \"pma_cfg_i\[2\].amo_type\[1\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].amo_type[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].wi " "No output dependent on input pin \"pma_cfg_i\[2\].wi\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].wi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].ri " "No output dependent on input pin \"pma_cfg_i\[2\].ri\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].ri"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].cc " "No output dependent on input pin \"pma_cfg_i\[2\].cc\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].amo_type\[0\] " "No output dependent on input pin \"pma_cfg_i\[1\].amo_type\[0\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].amo_type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].amo_type\[1\] " "No output dependent on input pin \"pma_cfg_i\[1\].amo_type\[1\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].amo_type[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].wi " "No output dependent on input pin \"pma_cfg_i\[1\].wi\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].wi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].ri " "No output dependent on input pin \"pma_cfg_i\[1\].ri\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].ri"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].cc " "No output dependent on input pin \"pma_cfg_i\[1\].cc\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].amo_type\[0\] " "No output dependent on input pin \"pma_cfg_i\[0\].amo_type\[0\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].amo_type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].amo_type\[1\] " "No output dependent on input pin \"pma_cfg_i\[0\].amo_type\[1\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].amo_type[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].wi " "No output dependent on input pin \"pma_cfg_i\[0\].wi\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].wi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].ri " "No output dependent on input pin \"pma_cfg_i\[0\].ri\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].ri"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].cc " "No output dependent on input pin \"pma_cfg_i\[0\].cc\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[2\]\[30\] " "No output dependent on input pin \"pma_adr_i\[2\]\[30\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[2][30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[2\]\[31\] " "No output dependent on input pin \"pma_adr_i\[2\]\[31\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[2][31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[1\]\[30\] " "No output dependent on input pin \"pma_adr_i\[1\]\[30\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[1][30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[1\]\[31\] " "No output dependent on input pin \"pma_adr_i\[1\]\[31\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[1][31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[0\]\[30\] " "No output dependent on input pin \"pma_adr_i\[0\]\[30\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[0][30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_adr_i\[0\]\[31\] " "No output dependent on input pin \"pma_adr_i\[0\]\[31\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_adr_i[0][31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_int\[0\] " "No output dependent on input pin \"ext_int\[0\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|ext_int[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_int\[2\] " "No output dependent on input pin \"ext_int\[2\]\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|ext_int[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[0\].c " "No output dependent on input pin \"pma_cfg_i\[0\].c\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[0].c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[1\].c " "No output dependent on input pin \"pma_cfg_i\[1\].c\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[1].c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pma_cfg_i\[2\].c " "No output dependent on input pin \"pma_cfg_i\[2\].c\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539227880384 "|riscv_top_ahb3lite|pma_cfg_i[2].c"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1539227880384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24716 " "Implemented 24716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "266 " "Implemented 266 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539227880386 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539227880386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24152 " "Implemented 24152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539227880386 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1539227880386 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1539227880386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539227880386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539227880480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 00:18:00 2018 " "Processing ended: Thu Oct 11 00:18:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539227880480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539227880480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539227880480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539227880480 ""}
