set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {F[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SEG[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk_25M]
set_property IOSTANDARD LVCMOS18 [get_ports clk_F]
set_property IOSTANDARD LVCMOS18 [get_ports clk_RR]
set_property IOSTANDARD LVCMOS18 [get_ports clk_WB]
set_property IOSTANDARD LVCMOS18 [get_ports Reg_Write]
set_property IOSTANDARD LVCMOS18 [get_ports Reset]
set_property PULLDOWN true [get_ports {ALU_OP[3]}]
set_property PULLDOWN true [get_ports {ALU_OP[2]}]
set_property PULLDOWN true [get_ports {ALU_OP[1]}]
set_property PULLDOWN true [get_ports {ALU_OP[0]}]
set_property PULLDOWN true [get_ports {R_Addr_A[4]}]
set_property PULLDOWN true [get_ports {R_Addr_A[3]}]
set_property PULLDOWN true [get_ports {R_Addr_A[2]}]
set_property PULLDOWN true [get_ports {R_Addr_A[1]}]
set_property PULLDOWN true [get_ports {R_Addr_A[0]}]
set_property PULLDOWN true [get_ports {R_Addr_B[4]}]
set_property PULLDOWN true [get_ports {R_Addr_B[3]}]
set_property PULLDOWN true [get_ports {R_Addr_B[2]}]
set_property PULLDOWN true [get_ports {R_Addr_B[1]}]
set_property PULLDOWN true [get_ports {R_Addr_B[0]}]
set_property PULLDOWN true [get_ports {W_Addr[4]}]
set_property PULLDOWN true [get_ports {W_Addr[3]}]
set_property PULLDOWN true [get_ports {W_Addr[2]}]
set_property PULLDOWN true [get_ports {W_Addr[1]}]
set_property PULLDOWN true [get_ports {W_Addr[0]}]
set_property PULLDOWN true [get_ports clk_25M]
set_property PULLDOWN true [get_ports clk_F]
set_property PULLDOWN true [get_ports clk_RR]
set_property PULLDOWN true [get_ports clk_WB]
set_property PULLDOWN true [get_ports Reg_Write]
set_property PULLDOWN true [get_ports Reset]
set_property PACKAGE_PIN L21 [get_ports {AN[3]}]
set_property PACKAGE_PIN M22 [get_ports {AN[2]}]
set_property PACKAGE_PIN M21 [get_ports {AN[1]}]
set_property PACKAGE_PIN N22 [get_ports {AN[0]}]
set_property PACKAGE_PIN H19 [get_ports {SEG[7]}]
set_property PACKAGE_PIN G20 [get_ports {SEG[6]}]
set_property PACKAGE_PIN J22 [get_ports {SEG[5]}]
set_property PACKAGE_PIN K22 [get_ports {SEG[4]}]
set_property PACKAGE_PIN K21 [get_ports {SEG[3]}]
set_property PACKAGE_PIN H20 [get_ports {SEG[2]}]
set_property PACKAGE_PIN H22 [get_ports {SEG[1]}]
set_property PACKAGE_PIN J21 [get_ports {SEG[0]}]
set_property PACKAGE_PIN H4 [get_ports clk_25M]
set_property PACKAGE_PIN AA4 [get_ports clk_F]
set_property PACKAGE_PIN AB6 [get_ports clk_RR]
set_property PACKAGE_PIN T5 [get_ports clk_WB]
set_property PACKAGE_PIN AB8 [get_ports Reg_Write]
set_property PACKAGE_PIN AB7 [get_ports Reset]
set_property PACKAGE_PIN T3 [get_ports {ALU_OP[3]}]
set_property PACKAGE_PIN U3 [get_ports {ALU_OP[2]}]
set_property PACKAGE_PIN T4 [get_ports {ALU_OP[1]}]
set_property PACKAGE_PIN V3 [get_ports {ALU_OP[0]}]
set_property PACKAGE_PIN R1 [get_ports {FR[3]}]
set_property PACKAGE_PIN P2 [get_ports {FR[2]}]
set_property PACKAGE_PIN P1 [get_ports {FR[1]}]
set_property PACKAGE_PIN N2 [get_ports {FR[0]}]
set_property PACKAGE_PIN V4 [get_ports {R_Addr_A[4]}]
set_property PACKAGE_PIN W4 [get_ports {R_Addr_A[3]}]
set_property PACKAGE_PIN Y4 [get_ports {R_Addr_A[2]}]
set_property PACKAGE_PIN Y6 [get_ports {R_Addr_A[1]}]
set_property PACKAGE_PIN W7 [get_ports {R_Addr_A[0]}]
set_property PACKAGE_PIN Y8 [get_ports {R_Addr_B[4]}]
set_property PACKAGE_PIN Y7 [get_ports {R_Addr_B[3]}]
set_property PACKAGE_PIN T1 [get_ports {R_Addr_B[2]}]
set_property PACKAGE_PIN U1 [get_ports {R_Addr_B[1]}]
set_property PACKAGE_PIN U2 [get_ports {R_Addr_B[0]}]
set_property PACKAGE_PIN W1 [get_ports {W_Addr[4]}]
set_property PACKAGE_PIN W2 [get_ports {W_Addr[3]}]
set_property PACKAGE_PIN Y1 [get_ports {W_Addr[2]}]
set_property PACKAGE_PIN AA1 [get_ports {W_Addr[1]}]
set_property PACKAGE_PIN V2 [get_ports {W_Addr[0]}]

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_F_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_RR_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_WB_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Reset_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Reg_Write_IBUF]


