
//input ports
add mapped point CLK CLK
add mapped point RST RST
add mapped point bist_start bist_start
add mapped point in_k in_k
add mapped point in_j in_j
add mapped point in_en in_en

//output ports
add mapped point bist_end bist_end
add mapped point pass_fail pass_fail
add mapped point out_synced_d out_synced_d
add mapped point out_sync_err_d out_sync_err_d

//inout ports




//Sequential Pins
add mapped point circuito_scan/fs_state_reg[0]/Q circuito_scan_fs_state_reg[0]/Q 
add mapped point circuito_scan/fs_state_reg[0]/QN circuito_scan_fs_state_reg[0]/QN 
add mapped point circuito_scan/fs_state_reg[1]/Q circuito_scan_fs_state_reg[1]/Q 
add mapped point circuito_scan/fs_state_reg[1]/QN circuito_scan_fs_state_reg[1]/QN 
add mapped point circuito_scan/fs_state_reg[2]/Q circuito_scan_fs_state_reg[2]/Q 
add mapped point circuito_scan/fs_state_reg[2]/QN circuito_scan_fs_state_reg[2]/QN 
add mapped point Comp/passnfail/q Comp_passnfail_reg/Q 
add mapped point MISR/hf[7]/q MISR_hf_reg[7]/Q 
add mapped point MISR/hf[7]/q MISR_hf_reg[7]/QN 
add mapped point MISR/h7/q MISR_h7_reg/Q 
add mapped point MISR/h7/q MISR_h7_reg/QN 
add mapped point MISR/hf[6]/q MISR_hf_reg[6]/Q 
add mapped point MISR/hf[6]/q MISR_hf_reg[6]/QN 
add mapped point MISR/h6/q MISR_h6_reg/Q 
add mapped point MISR/h6/q MISR_h6_reg/QN 
add mapped point MISR/hf[5]/q MISR_hf_reg[5]/Q 
add mapped point MISR/hf[5]/q MISR_hf_reg[5]/QN 
add mapped point MISR/h5/q MISR_h5_reg/Q 
add mapped point MISR/h5/q MISR_h5_reg/QN 
add mapped point MISR/hf[4]/q MISR_hf_reg[4]/Q 
add mapped point MISR/hf[4]/q MISR_hf_reg[4]/QN 
add mapped point MISR/h4/q MISR_h4_reg/Q 
add mapped point MISR/h4/q MISR_h4_reg/QN 
add mapped point MISR/hf[3]/q MISR_hf_reg[3]/Q 
add mapped point MISR/hf[3]/q MISR_hf_reg[3]/QN 
add mapped point MISR/h3/q MISR_h3_reg/Q 
add mapped point MISR/h3/q MISR_h3_reg/QN 
add mapped point MISR/hf[1]/q MISR_hf_reg[1]/Q 
add mapped point MISR/hf[1]/q MISR_hf_reg[1]/QN 
add mapped point MISR/h1/q MISR_h1_reg/Q 
add mapped point MISR/h1/q MISR_h1_reg/QN 
add mapped point LFSR_in/x0/q LFSR_in_x0_reg/Q 
add mapped point LFSR_in/x0/q LFSR_in_x0_reg/QN 
add mapped point MISR/hf[0]/q MISR_hf_reg[0]/Q 
add mapped point MISR/hf[0]/q MISR_hf_reg[0]/QN 
add mapped point MISR/hf[2]/q MISR_hf_reg[2]/Q 
add mapped point MISR/hf[2]/q MISR_hf_reg[2]/QN 
add mapped point Bist/count_M[3]/q Bist_count_M_reg[3]/Q 
add mapped point Bist/count_M[3]/q Bist_count_M_reg[3]/QN 
add mapped point Bist/count_N[3]/q Bist_count_N_reg[3]/Q 
add mapped point Bist/count_N[3]/q Bist_count_N_reg[3]/QN 
add mapped point Bist/count_M[2]/q Bist_count_M_reg[2]/Q 
add mapped point Bist/count_M[2]/q Bist_count_M_reg[2]/QN 
add mapped point Bist/count_N[2]/q Bist_count_N_reg[2]/Q 
add mapped point Bist/count_N[2]/q Bist_count_N_reg[2]/QN 
add mapped point Bist/count_M[1]/q Bist_count_M_reg[1]/Q 
add mapped point Bist/count_M[1]/q Bist_count_M_reg[1]/QN 
add mapped point Bist/count_N[1]/q Bist_count_N_reg[1]/Q 
add mapped point Bist/count_N[1]/q Bist_count_N_reg[1]/QN 
add mapped point Bist/state[0]/q Bist_state_reg[0]/Q 
add mapped point Bist/state[0]/q Bist_state_reg[0]/QN 
add mapped point Bist/state[1]/q Bist_state_reg[1]/Q 
add mapped point Bist/state[1]/q Bist_state_reg[1]/QN 
add mapped point Bist/count_N[0]/q Bist_count_N_reg[0]/Q 
add mapped point Bist/count_N[0]/q Bist_count_N_reg[0]/QN 
add mapped point MISR/h2/q MISR_h2_reg/Q 
add mapped point MISR/h2/q MISR_h2_reg/QN 
add mapped point Bist/state[2]/q Bist_state_reg[2]/Q 
add mapped point Bist/state[2]/q Bist_state_reg[2]/QN 
add mapped point Bist/count_M[0]/q Bist_count_M_reg[0]/Q 
add mapped point Bist/count_M[0]/q Bist_count_M_reg[0]/QN 
add mapped point LFSR_in/x2/q LFSR_in_x2_reg/Q 
add mapped point LFSR_in/x2/q LFSR_in_x2_reg/QN 
add mapped point LFSR_in/x1/q LFSR_in_x1_reg/Q 
add mapped point LFSR_in/x1/q LFSR_in_x1_reg/QN 
add mapped point MISR/h0/q MISR_h0_reg/Q 
add mapped point MISR/h0/q MISR_h0_reg/QN 



//Black Boxes



//Empty Modules as Blackboxes
