

================================================================
== Vivado HLS Report for 'on_structure_edge'
================================================================
* Date:           Sun Oct 18 23:04:46 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  9 ~ 12  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	14  / (!tmp)
3 --> 
	4  / (tmp_132)
	5  / (!tmp_132)
4 --> 
	5  / true
5 --> 
	6  / (!tmp_132) | (!tmp_133) | (!tmp_134)
	14  / (tmp_132 & tmp_133 & tmp_134)
6 --> 
	7  / (tmp_135)
	8  / (!tmp_135)
7 --> 
	8  / true
8 --> 
	9  / (!tmp_135) | (!tmp_136) | (!tmp_137)
	14  / (tmp_135 & tmp_136 & tmp_137)
9 --> 
	10  / (tmp_138)
	11  / (!tmp_138)
10 --> 
	11  / true
11 --> 
	12  / (!tmp_138) | (!tmp_139) | (!tmp_140)
	14  / (tmp_138 & tmp_139 & tmp_140)
12 --> 
	13  / true
13 --> 
	14  / (tmp_141 & or_cond)
	2  / (!tmp_141) | (!or_cond)
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: y_read (5)  [1/1] 0.00ns
:0  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)

ST_1: x_read (6)  [1/1] 0.00ns
:1  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)

ST_1: scenario_nr_struct_l (7)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:2  %scenario_nr_struct_l = load i32* @scenario_nr_struct, align 4

ST_1: StgValue_18 (8)  [1/1] 1.57ns  loc: wave2/.apc/main.c:34
:3  br label %1


 <State 2>: 4.46ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_6, %._crit_edge13 ]

ST_2: i_cast (11)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:1  %i_cast = zext i31 %i to i32

ST_2: tmp (12)  [1/1] 2.52ns  loc: wave2/.apc/main.c:34
:2  %tmp = icmp slt i32 %i_cast, %scenario_nr_struct_l

ST_2: i_6 (13)  [1/1] 2.44ns  loc: wave2/.apc/main.c:34
:3  %i_6 = add i31 %i, 1

ST_2: StgValue_23 (14)  [1/1] 1.94ns  loc: wave2/.apc/main.c:34
:4  br i1 %tmp, label %2, label %._crit_edge

ST_2: tmp_s (16)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:0  %tmp_s = call i34 @_ssdm_op_BitConcatenate.i34.i31.i3(i31 %i, i3 0)

ST_2: tmp_254 (18)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:2  %tmp_254 = or i34 %tmp_s, 1

ST_2: tmp_255 (19)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:3  %tmp_255 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_254)

ST_2: scenario_structure_c (20)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:4  %scenario_structure_c = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_255

ST_2: scenario_structure_c_8 (40)  [2/2] 2.71ns  loc: wave2/.apc/main.c:36
:24  %scenario_structure_c_8 = load i32* %scenario_structure_c, align 4


 <State 3>: 5.23ns
ST_3: tmp_253 (17)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:1  %tmp_253 = zext i34 %tmp_s to i64

ST_3: tmp_256 (21)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:5  %tmp_256 = or i34 %tmp_s, 2

ST_3: tmp_257 (22)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:6  %tmp_257 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_256)

ST_3: tmp_258 (23)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:7  %tmp_258 = or i34 %tmp_s, 3

ST_3: tmp_259 (24)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:8  %tmp_259 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_258)

ST_3: scenario_structure_c_1 (25)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:9  %scenario_structure_c_1 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_259

ST_3: scenario_structure_c_2 (26)  [1/1] 0.00ns  loc: wave2/.apc/main.c:37
:10  %scenario_structure_c_2 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_253

ST_3: scenario_structure_c_3 (27)  [1/1] 0.00ns  loc: wave2/.apc/main.c:39
:11  %scenario_structure_c_3 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_257

ST_3: tmp_260 (28)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:12  %tmp_260 = or i34 %tmp_s, 4

ST_3: tmp_261 (29)  [1/1] 0.00ns  loc: wave2/.apc/main.c:39
:13  %tmp_261 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_260)

ST_3: scenario_structure_c_4 (30)  [1/1] 0.00ns  loc: wave2/.apc/main.c:39
:14  %scenario_structure_c_4 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_261

ST_3: tmp_262 (31)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:15  %tmp_262 = or i34 %tmp_s, 6

ST_3: tmp_263 (32)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:16  %tmp_263 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_262)

ST_3: tmp_264 (33)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:17  %tmp_264 = or i34 %tmp_s, 7

ST_3: tmp_265 (34)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:18  %tmp_265 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_264)

ST_3: scenario_structure_c_5 (35)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:19  %scenario_structure_c_5 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_265

ST_3: tmp_266 (36)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
:20  %tmp_266 = or i34 %tmp_s, 5

ST_3: tmp_267 (37)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:21  %tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_266)

ST_3: scenario_structure_c_6 (38)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:22  %scenario_structure_c_6 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_267

ST_3: scenario_structure_c_7 (39)  [1/1] 0.00ns  loc: wave2/.apc/main.c:43
:23  %scenario_structure_c_7 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_263

ST_3: scenario_structure_c_8 (40)  [1/2] 2.71ns  loc: wave2/.apc/main.c:36
:24  %scenario_structure_c_8 = load i32* %scenario_structure_c, align 4

ST_3: tmp_132 (41)  [1/1] 2.52ns  loc: wave2/.apc/main.c:36
:25  %tmp_132 = icmp slt i32 %scenario_structure_c_8, %y_read

ST_3: StgValue_51 (42)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:26  br i1 %tmp_132, label %3, label %._crit_edge1

ST_3: scenario_structure_c_9 (44)  [2/2] 2.71ns  loc: wave2/.apc/main.c:36
:0  %scenario_structure_c_9 = load i32* %scenario_structure_c_1, align 4


 <State 4>: 5.23ns
ST_4: scenario_structure_c_9 (44)  [1/2] 2.71ns  loc: wave2/.apc/main.c:36
:0  %scenario_structure_c_9 = load i32* %scenario_structure_c_1, align 4

ST_4: tmp_133 (45)  [1/1] 2.52ns  loc: wave2/.apc/main.c:36
:1  %tmp_133 = icmp sgt i32 %scenario_structure_c_9, %y_read

ST_4: StgValue_55 (46)  [1/1] 0.00ns  loc: wave2/.apc/main.c:36
:2  br i1 %tmp_133, label %4, label %._crit_edge1

ST_4: scenario_structure_c_10 (48)  [2/2] 2.71ns  loc: wave2/.apc/main.c:37
:0  %scenario_structure_c_10 = load i32* %scenario_structure_c_2, align 8


 <State 5>: 7.17ns
ST_5: scenario_structure_c_10 (48)  [1/2] 2.71ns  loc: wave2/.apc/main.c:37
:0  %scenario_structure_c_10 = load i32* %scenario_structure_c_2, align 8

ST_5: tmp_134 (49)  [1/1] 2.52ns  loc: wave2/.apc/main.c:37
:1  %tmp_134 = icmp eq i32 %scenario_structure_c_10, %x_read

ST_5: StgValue_59 (50)  [1/1] 1.94ns  loc: wave2/.apc/main.c:37
:2  br i1 %tmp_134, label %._crit_edge, label %._crit_edge1

ST_5: scenario_structure_c_11 (52)  [2/2] 2.71ns  loc: wave2/.apc/main.c:39
._crit_edge1:0  %scenario_structure_c_11 = load i32* %scenario_structure_c_3, align 8


 <State 6>: 5.23ns
ST_6: scenario_structure_c_11 (52)  [1/2] 2.71ns  loc: wave2/.apc/main.c:39
._crit_edge1:0  %scenario_structure_c_11 = load i32* %scenario_structure_c_3, align 8

ST_6: tmp_135 (53)  [1/1] 2.52ns  loc: wave2/.apc/main.c:39
._crit_edge1:1  %tmp_135 = icmp slt i32 %scenario_structure_c_11, %x_read

ST_6: StgValue_63 (54)  [1/1] 0.00ns  loc: wave2/.apc/main.c:39
._crit_edge1:2  br i1 %tmp_135, label %5, label %._crit_edge5

ST_6: scenario_structure_c_12 (56)  [2/2] 2.71ns  loc: wave2/.apc/main.c:39
:0  %scenario_structure_c_12 = load i32* %scenario_structure_c_4, align 8


 <State 7>: 5.23ns
ST_7: scenario_structure_c_12 (56)  [1/2] 2.71ns  loc: wave2/.apc/main.c:39
:0  %scenario_structure_c_12 = load i32* %scenario_structure_c_4, align 8

ST_7: tmp_136 (57)  [1/1] 2.52ns  loc: wave2/.apc/main.c:39
:1  %tmp_136 = icmp sgt i32 %scenario_structure_c_12, %x_read

ST_7: StgValue_67 (58)  [1/1] 0.00ns  loc: wave2/.apc/main.c:39
:2  br i1 %tmp_136, label %6, label %._crit_edge5

ST_7: scenario_structure_c_13 (60)  [2/2] 2.71ns  loc: wave2/.apc/main.c:40
:0  %scenario_structure_c_13 = load i32* %scenario_structure_c_1, align 4


 <State 8>: 7.17ns
ST_8: scenario_structure_c_13 (60)  [1/2] 2.71ns  loc: wave2/.apc/main.c:40
:0  %scenario_structure_c_13 = load i32* %scenario_structure_c_1, align 4

ST_8: tmp_137 (61)  [1/1] 2.52ns  loc: wave2/.apc/main.c:40
:1  %tmp_137 = icmp eq i32 %scenario_structure_c_13, %y_read

ST_8: StgValue_71 (62)  [1/1] 1.94ns  loc: wave2/.apc/main.c:40
:2  br i1 %tmp_137, label %._crit_edge, label %._crit_edge5

ST_8: scenario_structure_c_14 (64)  [2/2] 2.71ns  loc: wave2/.apc/main.c:42
._crit_edge5:0  %scenario_structure_c_14 = load i32* %scenario_structure_c_5, align 4


 <State 9>: 5.23ns
ST_9: scenario_structure_c_14 (64)  [1/2] 2.71ns  loc: wave2/.apc/main.c:42
._crit_edge5:0  %scenario_structure_c_14 = load i32* %scenario_structure_c_5, align 4

ST_9: tmp_138 (65)  [1/1] 2.52ns  loc: wave2/.apc/main.c:42
._crit_edge5:1  %tmp_138 = icmp slt i32 %scenario_structure_c_14, %y_read

ST_9: StgValue_75 (66)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
._crit_edge5:2  br i1 %tmp_138, label %7, label %._crit_edge9

ST_9: scenario_structure_c_15 (68)  [2/2] 2.71ns  loc: wave2/.apc/main.c:42
:0  %scenario_structure_c_15 = load i32* %scenario_structure_c_6, align 4


 <State 10>: 5.23ns
ST_10: scenario_structure_c_15 (68)  [1/2] 2.71ns  loc: wave2/.apc/main.c:42
:0  %scenario_structure_c_15 = load i32* %scenario_structure_c_6, align 4

ST_10: tmp_139 (69)  [1/1] 2.52ns  loc: wave2/.apc/main.c:42
:1  %tmp_139 = icmp sgt i32 %scenario_structure_c_15, %y_read

ST_10: StgValue_79 (70)  [1/1] 0.00ns  loc: wave2/.apc/main.c:42
:2  br i1 %tmp_139, label %8, label %._crit_edge9

ST_10: scenario_structure_c_16 (72)  [2/2] 2.71ns  loc: wave2/.apc/main.c:43
:0  %scenario_structure_c_16 = load i32* %scenario_structure_c_7, align 8


 <State 11>: 7.17ns
ST_11: scenario_structure_c_16 (72)  [1/2] 2.71ns  loc: wave2/.apc/main.c:43
:0  %scenario_structure_c_16 = load i32* %scenario_structure_c_7, align 8

ST_11: tmp_140 (73)  [1/1] 2.52ns  loc: wave2/.apc/main.c:43
:1  %tmp_140 = icmp eq i32 %scenario_structure_c_16, %x_read

ST_11: StgValue_83 (74)  [1/1] 1.94ns  loc: wave2/.apc/main.c:43
:2  br i1 %tmp_140, label %._crit_edge, label %._crit_edge9

ST_11: scenario_structure_c_17 (76)  [2/2] 2.71ns  loc: wave2/.apc/main.c:45
._crit_edge9:0  %scenario_structure_c_17 = load i32* %scenario_structure_c_2, align 8


 <State 12>: 5.23ns
ST_12: scenario_structure_c_17 (76)  [1/2] 2.71ns  loc: wave2/.apc/main.c:45
._crit_edge9:0  %scenario_structure_c_17 = load i32* %scenario_structure_c_2, align 8

ST_12: tmp_141 (77)  [1/1] 2.52ns  loc: wave2/.apc/main.c:45
._crit_edge9:1  %tmp_141 = icmp slt i32 %scenario_structure_c_17, %x_read

ST_12: StgValue_87 (78)  [1/1] 0.00ns  loc: wave2/.apc/main.c:45
._crit_edge9:2  br i1 %tmp_141, label %9, label %._crit_edge13

ST_12: scenario_structure_c_18 (80)  [2/2] 2.71ns  loc: wave2/.apc/main.c:45
:0  %scenario_structure_c_18 = load i32* %scenario_structure_c_7, align 8

ST_12: tmp_143 (82)  [1/1] 2.52ns  loc: wave2/.apc/main.c:46
:2  %tmp_143 = icmp eq i32 %scenario_structure_c_8, %y_read


 <State 13>: 8.54ns
ST_13: scenario_structure_c_18 (80)  [1/2] 2.71ns  loc: wave2/.apc/main.c:45
:0  %scenario_structure_c_18 = load i32* %scenario_structure_c_7, align 8

ST_13: tmp_142 (81)  [1/1] 2.52ns  loc: wave2/.apc/main.c:45
:1  %tmp_142 = icmp sgt i32 %scenario_structure_c_18, %x_read

ST_13: or_cond (83)  [1/1] 1.37ns  loc: wave2/.apc/main.c:46
:3  %or_cond = and i1 %tmp_142, %tmp_143

ST_13: StgValue_93 (84)  [1/1] 1.94ns  loc: wave2/.apc/main.c:45
:4  br i1 %or_cond, label %._crit_edge, label %._crit_edge13

ST_13: StgValue_94 (86)  [1/1] 0.00ns  loc: wave2/.apc/main.c:34
._crit_edge13:0  br label %1


 <State 14>: 0.00ns
ST_14: p_0 (88)  [1/1] 0.00ns
._crit_edge:0  %p_0 = phi i3 [ 0, %1 ], [ 1, %4 ], [ -4, %6 ], [ 3, %8 ], [ 2, %9 ]

ST_14: StgValue_96 (89)  [1/1] 0.00ns  loc: wave2/.apc/main.c:50
._crit_edge:1  ret i3 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', wave2/.apc/main.c:34) [10]  (1.57 ns)

 <State 2>: 4.46ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', wave2/.apc/main.c:34) [10]  (0 ns)
	'icmp' operation ('tmp', wave2/.apc/main.c:34) [12]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [88]  (1.94 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_8', wave2/.apc/main.c:36) on array 'scenario_structure_c' [40]  (2.71 ns)
	'icmp' operation ('tmp_132', wave2/.apc/main.c:36) [41]  (2.52 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_9', wave2/.apc/main.c:36) on array 'scenario_structure_c' [44]  (2.71 ns)
	'icmp' operation ('tmp_133', wave2/.apc/main.c:36) [45]  (2.52 ns)

 <State 5>: 7.17ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_10', wave2/.apc/main.c:37) on array 'scenario_structure_c' [48]  (2.71 ns)
	'icmp' operation ('tmp_134', wave2/.apc/main.c:37) [49]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [88]  (1.94 ns)

 <State 6>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_11', wave2/.apc/main.c:39) on array 'scenario_structure_c' [52]  (2.71 ns)
	'icmp' operation ('tmp_135', wave2/.apc/main.c:39) [53]  (2.52 ns)

 <State 7>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_12', wave2/.apc/main.c:39) on array 'scenario_structure_c' [56]  (2.71 ns)
	'icmp' operation ('tmp_136', wave2/.apc/main.c:39) [57]  (2.52 ns)

 <State 8>: 7.17ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_13', wave2/.apc/main.c:40) on array 'scenario_structure_c' [60]  (2.71 ns)
	'icmp' operation ('tmp_137', wave2/.apc/main.c:40) [61]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [88]  (1.94 ns)

 <State 9>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_14', wave2/.apc/main.c:42) on array 'scenario_structure_c' [64]  (2.71 ns)
	'icmp' operation ('tmp_138', wave2/.apc/main.c:42) [65]  (2.52 ns)

 <State 10>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_15', wave2/.apc/main.c:42) on array 'scenario_structure_c' [68]  (2.71 ns)
	'icmp' operation ('tmp_139', wave2/.apc/main.c:42) [69]  (2.52 ns)

 <State 11>: 7.17ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_16', wave2/.apc/main.c:43) on array 'scenario_structure_c' [72]  (2.71 ns)
	'icmp' operation ('tmp_140', wave2/.apc/main.c:43) [73]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [88]  (1.94 ns)

 <State 12>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_17', wave2/.apc/main.c:45) on array 'scenario_structure_c' [76]  (2.71 ns)
	'icmp' operation ('tmp_141', wave2/.apc/main.c:45) [77]  (2.52 ns)

 <State 13>: 8.54ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_18', wave2/.apc/main.c:45) on array 'scenario_structure_c' [80]  (2.71 ns)
	'icmp' operation ('tmp_142', wave2/.apc/main.c:45) [81]  (2.52 ns)
	'and' operation ('or_cond', wave2/.apc/main.c:46) [83]  (1.37 ns)
	multiplexor before 'phi' operation ('p_0') [88]  (1.94 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
