// Seed: 3887931892
module module_0 ();
  wire id_1;
  ;
  integer id_2;
  ;
  assign module_2.id_7 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri  id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output tri1 id_5
);
  assign id_5 = -1'h0;
  logic id_7;
  parameter id_8 = -1;
  assign id_3#(
      .id_4(-1),
      .id_7(-1 < 1)
  ) = 1;
  module_0 modCall_1 ();
  always id_7 = #id_9{-1, id_0, -1, id_4};
endmodule
