
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101178                       # Number of seconds simulated
sim_ticks                                101177622813                       # Number of ticks simulated
final_tick                               627364607577                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164731                       # Simulator instruction rate (inst/s)
host_op_rate                                   210233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1931473                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347548                       # Number of bytes of host memory used
host_seconds                                 52383.65                       # Real time elapsed on the host
sim_insts                                  8629231398                       # Number of instructions simulated
sim_ops                                   11012750983                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       982656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1838720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2911872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1250560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1836672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       977408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2656896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2642944                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15136384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3847808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3847808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14365                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        22749                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9770                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14349                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        20757                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20648                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                118253                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30061                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30061                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        53134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9712187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18173188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28779802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12360045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        43013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18152947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9660318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26259720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26121823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149602092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        53134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        43013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             382061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38030227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38030227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38030227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        53134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9712187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18173188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28779802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12360045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        43013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18152947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9660318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26259720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26121823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187632319                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22059358                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18365318                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000658                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8472496                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8083186                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2374237                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191862420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120978580                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22059358                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10457423                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25226264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5571691                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6065735                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11912260                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226707279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201481015     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547310      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953414      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3092176      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1310091      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1687095      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950273      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          893212      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12792693      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226707279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498609                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190730650                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7306292                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25106117                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11904                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3552314                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147902078                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2282                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3552314                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190924330                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618256                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6146408                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24924340                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       541627                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146991448                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77851                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       378005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205271042                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683583056                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683583056                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33384508                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18521                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1903981                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13772845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81358                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1631961                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143512883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137725777                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126491                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17332332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35255906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226707279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607505                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168349894     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26608921     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10889470      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6099923      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8266988      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540904      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498350      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347057      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105772      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226707279                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938034     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        129608     10.89%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122821     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116026256     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883314      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12620151      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179009      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137725777                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567632                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190463                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503475786                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160881570                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134140586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138916240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102655                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2600911                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       101322                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3552314                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470489                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59167                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143548591                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       113386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13772845                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200658                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18522                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310013                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135325191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415511                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2400585                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19593869                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19142280                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178358                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557738                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134141033                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134140586                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80386563                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215932994                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552856                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372275                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20325836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223154965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171005093     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429434     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593069      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4780996      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4374162      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835096      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1819344      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865615      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452156      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223154965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452156                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364251248                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290650635                       # The number of ROB writes
system.switch_cpus0.timesIdled                2908205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15924911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426322                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426322                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412146                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412146                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608898551                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187435542                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136776413                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus1.numCycles               242632106                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18507047                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16517276                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1469828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12226307                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12057814                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1111009                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44272                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195359836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105099810                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18507047                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13168823                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23422553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4826622                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2773708                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11816752                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1442778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224904618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.766531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201482065     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3566662      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1803734      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3526844      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1132570      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3262087      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          516333      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          839239      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8775084      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224904618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076276                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.433165                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193006883                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5171615                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23376058                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18857                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3331201                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1755542                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     117582054                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        32749                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3331201                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193270989                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3101593                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1268088                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23136042                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       796701                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     117419954                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         91117                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       635960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    153908517                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    532168582                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    532168582                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124840263                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29068136                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15766                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7972                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1734028                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21144363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3447666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21397                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       784947                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         116808647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15820                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        109382313                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71145                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21043678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43125620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224904618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176935682     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15140251      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16004053      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9335042      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4796973      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1204403      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1426810      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        33169      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28235      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224904618                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         183636     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         73989     23.15%     80.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        61960     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85789450     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       858346      0.78%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7794      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19308179     17.65%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3418544      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     109382313                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450815                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             319585                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444059974                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137868426                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    106612472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     109701898                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        86616                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4285995                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85323                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3331201                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2067469                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99100                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    116824547                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21144363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3447666                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7969                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1843                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       990022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       569639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1559661                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    107997283                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19034783                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1385030                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22453162                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16417018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3418379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445107                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             106636170                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            106612472                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         64506324                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140568163                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439400                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84933368                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95632181                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21196415                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15717                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1460558                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221573417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431605                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302563                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    185959505     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13994700      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8992007      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2829193      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4694407      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       915299      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       581277      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       532129      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3074900      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221573417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84933368                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95632181                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20220660                       # Number of memory references committed
system.switch_cpus1.commit.loads             16858336                       # Number of loads committed
system.switch_cpus1.commit.membars               7842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14672348                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         83577482                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1196959                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3074900                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           335326801                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          236991188                       # The number of ROB writes
system.switch_cpus1.timesIdled                4334164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17727488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84933368                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95632181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84933368                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.856735                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.856735                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.350050                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.350050                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       501963036                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      138925335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124857510                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15702                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18950535                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17098789                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       991912                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7171145                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6775964                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1048992                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        43956                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    200896910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119265307                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18950535                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7824956                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23580415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3109505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4408483                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11529784                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       997107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230978570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.934289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207398155     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          841260      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1719630      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          720562      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3922553      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3484604      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          677272      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1415564      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10798970      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230978570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078104                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491548                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199817019                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5500486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23494304                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74500                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2092256                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1664446                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139854906                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2756                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2092256                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200016420                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3844831                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1024719                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23380096                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       620243                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139782805                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        263349                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       225821                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3629                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    164096112                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    658434457                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    658434457                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145718576                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        18377530                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16249                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8210                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1565955                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     32995027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16696111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       151297                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       806736                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139513003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134211814                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        68221                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10644890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     25459361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230978570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581057                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    183337577     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14228016      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11716983      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5063672      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6417127      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6228292      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3534019      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278338      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       174546      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230978570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         339544     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2651922     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76822      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     84180558     62.72%     62.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1172903      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8038      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     32190342     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16659973     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134211814                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553149                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3068288                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    502538707                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150177610                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133073922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137280102                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240753                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1253258                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99501                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11886                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2092256                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3500299                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       173184                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139529384                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     32995027                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16696111                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8211                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        118207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       578730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       584650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1163380                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133275835                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     32081177                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       935979                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            48739832                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17462932                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16658655                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549292                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133078218                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133073922                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71856852                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141537252                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548459                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507689                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108159837                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127105479                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12437124                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16201                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1013747                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228886314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182826335     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16782767      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7883011      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7802817      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2120636      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9084137      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       676608      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       494662      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1215341      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228886314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108159837                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127105479                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              48338371                       # Number of memory references committed
system.switch_cpus2.commit.loads             31741766                       # Number of loads committed
system.switch_cpus2.commit.membars               8088                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16785056                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113027167                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1231128                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1215341                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367213251                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281177703                       # The number of ROB writes
system.switch_cpus2.timesIdled                4409025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11653620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108159837                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127105479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108159837                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.243274                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.243274                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445777                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445777                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658916290                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154522424                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      166579283                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16176                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20083464                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16431973                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1960301                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8204988                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7894637                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2075431                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89219                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193388105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112348594                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20083464                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9970068                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23437717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5359257                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4135564                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11830349                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1962366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224334824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200897107     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1087409      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1729848      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2350579      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2418078      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2044205      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1145807      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1706599      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10955192      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224334824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082773                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463041                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       191418447                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6121879                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23395956                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25474                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3373067                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3306832                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137851311                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3373067                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       191940037                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1294109                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3623416                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22906411                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1197781                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137807900                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        162979                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       522498                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    192298710                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    641101770                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    641101770                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166713211                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25585494                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34051                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17663                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3584173                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12886941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6991850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82003                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1666287                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137653668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        130719211                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17940                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15220710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36459319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224334824                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582697                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273604                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169027446     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22743737     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11510795      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8692979      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6835074      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2760281      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1739014      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       904822      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       120676      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224334824                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25001     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79573     36.69%     48.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112320     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109941180     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1953313      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16386      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11838656      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6969676      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     130719211                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538755                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             216894                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    486008079                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152909093                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128761589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130936105                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       266601                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2056501                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       101807                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3373067                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1022680                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       116357                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137687987                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12886941                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6991850                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17665                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         98638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          543                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1140061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1103015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2243076                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128916292                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11139502                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1802918                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18108909                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18317389                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6969407                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531324                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128761820                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128761589                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73908668                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199162867                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530686                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97182928                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119582577                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18105429                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1985088                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220961757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390128                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171909501     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24313245     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9182665      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4378904      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3690317      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2117187      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1851154      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       837109      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2681675      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220961757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97182928                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119582577                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17720483                       # Number of memory references committed
system.switch_cpus3.commit.loads             10830440                       # Number of loads committed
system.switch_cpus3.commit.membars              16490                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17243892                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107742554                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2462460                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2681675                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355967412                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278749140                       # The number of ROB writes
system.switch_cpus3.timesIdled                2929168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18297366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97182928                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119582577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97182928                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.496654                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.496654                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400536                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400536                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       580220108                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179355885                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127799934                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33024                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus4.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18501558                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16509901                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1471303                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12223008                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12052279                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1110781                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        44195                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    195347804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             105067219                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18501558                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13163060                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23411490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4829453                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2767413                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11816282                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1444324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    224876585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       201465095     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3564765      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1799764      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3521988      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1134054      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3261470      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          516041      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          842011      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8771397      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    224876585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076254                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.433031                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       193023378                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5136549                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23365462                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        18638                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3332554                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1757172                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17324                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     117549682                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        32814                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3332554                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       193284187                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3072339                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1271320                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23127548                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       788633                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     117388792                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         91056                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       627928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    153854116                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    532025681                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    532025681                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    124798219                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29055871                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15764                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7973                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1719454                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21136905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3446390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21677                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       784830                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         116778377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15817                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        109354722                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        70970                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21048132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43108694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    224876585                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486288                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098973                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176922408     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15135520      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15997435      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9329984      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4799164      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1204525      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1426028      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        33237      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28284      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    224876585                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         183639     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         73896     23.13%     80.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        61885     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     85771984     78.43%     78.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       857924      0.78%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7792      0.01%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19299653     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3417369      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     109354722                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450702                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             319420                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    443976418                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    137842598                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    106584602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     109674142                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        86304                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4285379                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          278                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        84900                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3332554                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2052289                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        98347                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    116794282                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21136905                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3446390                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7969                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         39002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1795                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          278                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       990817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       570294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1561111                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    107968727                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19026981                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1385994                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            22444193                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16411520                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3417212                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444989                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             106608580                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            106584602                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         64485854                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        140548649                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439285                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458815                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     84903179                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     95599251                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21199232                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1462033                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    221544031                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431514                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302399                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    185942557     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13988709      6.31%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8988209      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2829356      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4693650      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       915615      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       580916      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       532267      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3072752      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    221544031                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     84903179                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      95599251                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20213010                       # Number of memory references committed
system.switch_cpus4.commit.loads             16851520                       # Number of loads committed
system.switch_cpus4.commit.membars               7840                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14667203                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         83549034                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1196657                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3072752                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           335269450                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          236932187                       # The number of ROB writes
system.switch_cpus4.timesIdled                4333805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17755605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           84903179                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             95599251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     84903179                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.857752                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.857752                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349925                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349925                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       501829801                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      138885912                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      124816987                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15696                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22049817                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18358303                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2000337                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8518313                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8085467                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2372224                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93087                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191901198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             120948298                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22049817                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10457691                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25215008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5559704                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6067719                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11911662                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1911874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    226725093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       201510085     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1546807      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1955127      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3094868      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1306166      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1683770      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1952184      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          892076      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12784010      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    226725093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090878                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498484                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190771918                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7305874                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25094860                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11815                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3540624                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3356286                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147813693                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2591                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3540624                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       190965374                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         618480                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6147820                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24913358                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       539433                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146900759                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77777                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       376233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205181438                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683172813                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683172813                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171909569                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33271869                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35830                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18780                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1894820                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13731420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7198613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        80532                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1630825                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143421693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137696819                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       125633                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17238941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34931636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    226725093                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607329                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327981                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    168368241     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26623178     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10884084      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6096118      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8262796      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2537321      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2500128      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1347254      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105973      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    226725093                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         939012     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        126732     10.66%     89.67% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122836     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116001871     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883351      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17049      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12618364      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7176184      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137696819                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567513                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1188580                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008632                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    503432944                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160697256                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134115961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138885399                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       101700                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2557992                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        98337                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3540624                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         470826                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59602                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143457662                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       112847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13731420                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7198613                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18781                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         52086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1185888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1121145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2307033                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135298737                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12415825                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2398082                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19591066                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19137696                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7175241                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557629                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134116623                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134115961                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80362741                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215823152                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552754                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372355                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100013364                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123239786                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20218418                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2017499                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    223184469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552188                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372629                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    171025815     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26431850     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9594758      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4785223      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4374135      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1839838      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1814956      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       865867      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2452027      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    223184469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100013364                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123239786                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18273704                       # Number of memory references committed
system.switch_cpus5.commit.loads             11173428                       # Number of loads committed
system.switch_cpus5.commit.membars              17158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17863312                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110955941                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2544877                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2452027                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364189944                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290457046                       # The number of ROB writes
system.switch_cpus5.timesIdled                2903741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15907097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100013364                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123239786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100013364                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425998                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425998                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412202                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412202                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       608815504                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187409959                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136744997                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34366                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19755379                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16154502                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1927861                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8375183                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7814977                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2034888                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        86002                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191837745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112048359                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19755379                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9849865                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23498613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5579689                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3261297                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11793135                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1943667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222207133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198708520     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1276437      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2017028      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3196478      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1334691      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1501850      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1579686      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1031563      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11560880      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222207133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081421                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461803                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       190124632                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4988387                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23425653                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        59459                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3609000                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3240678                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136850878                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2935                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3609000                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190402679                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1606697                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2582006                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23210724                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       796025                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     136774952                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        17967                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        235965                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       298747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        27276                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    189882017                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    636270550                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    636270550                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    162326716                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27555255                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34866                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19165                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2433279                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13044539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7008665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       212297                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1592086                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         136592062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129359496                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       159297                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17197869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38149818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222207133                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582157                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273775                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    167655989     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21893979      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11979906      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8159547      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7629018      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2203887      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1702147      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       582605      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       400055      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222207133                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          30134     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         94012     38.82%     51.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       118033     48.74%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108363771     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2042877      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15695      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11961963      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6975190      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129359496                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533151                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             242179                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    481327601                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    153826320                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127289758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     129601675                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       392354                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2330803                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1458                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       197834                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8087                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3609000                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1101253                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       117253                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    136627154                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13044539                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7008665                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19147                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         87038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1458                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1127912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1097629                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2225541                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127527719                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11250564                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1831777                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18224090                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17947114                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6973526                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525601                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127290836                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127289758                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74424847                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        194423706                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524620                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382797                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95350223                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    116875039                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19752305                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1968800                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218598133                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534657                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388166                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171144471     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22979631     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8950667      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4821219      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3612359      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2014472      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1241465      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1110961      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2722888      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218598133                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95350223                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     116875039                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17524559                       # Number of memory references committed
system.switch_cpus6.commit.loads             10713732                       # Number of loads committed
system.switch_cpus6.commit.membars              15794                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16776880                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        105313174                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2374297                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2722888                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352501952                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          276863937                       # The number of ROB writes
system.switch_cpus6.timesIdled                3088847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20425057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95350223                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            116875039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95350223                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.544642                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.544642                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392983                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392983                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       575116041                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      176446473                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      127638477                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31628                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               242632190                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19757521                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16156073                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1927328                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8393541                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7818545                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2034981                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85976                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191859823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112051556                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19757521                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9853526                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23499639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5576365                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3256782                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11793778                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1942886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    222222946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198723307     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1276307      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2016508      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3196403      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1335429      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1503293      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1579343      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1032204      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11560152      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    222222946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081430                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461817                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190147642                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4982899                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23426965                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        59217                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3606221                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3241403                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          457                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136856489                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2966                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3606221                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190426020                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1605630                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2577139                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23211116                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       796818                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     136780435                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17316                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        235743                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       299110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        27198                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    189883494                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    636294948                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    636294948                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    162355373                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27528121                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34811                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19110                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2435224                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13044141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7009125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       212769                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1592868                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136596089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34906                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129373163                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       158783                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17185789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38097158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    222222946                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582177                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273827                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    167665794     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21900423      9.86%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11978704      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8156216      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7630614      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2204903      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1704014      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       582595      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       399683      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    222222946                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30083     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         93343     38.65%     51.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118088     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108375937     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2043031      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15698      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11962734      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6975763      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129373163                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533207                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             241514                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    481369569                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    153818206                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    127303499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     129614677                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       392680                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2328492                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1445                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       197078                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8062                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3606221                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1100735                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       116589                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136631127                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        53611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13044141                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7009125                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19090                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         86167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1445                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1127908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1096970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2224878                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127541674                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11251845                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1831489                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18225992                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17948768                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6974147                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525659                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             127304495                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            127303499                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74434906                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        194455123                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524677                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382787                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95367032                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    116895758                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19735558                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1968255                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    218616725                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534706                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388296                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171156565     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22984219     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8950859      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4819727      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3613583      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2014812      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1241123      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1111186      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2724651      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    218616725                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95367032                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     116895758                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17527696                       # Number of memory references committed
system.switch_cpus7.commit.loads             10715649                       # Number of loads committed
system.switch_cpus7.commit.membars              15796                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16779882                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        105331842                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2374731                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2724651                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           352522753                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          276869069                       # The number of ROB writes
system.switch_cpus7.timesIdled                3088710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20409244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95367032                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            116895758                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95367032                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544194                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544194                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393052                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393052                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       575182247                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      176463904                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127642857                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31632                       # number of misc regfile writes
system.l2.replacements                         118262                       # number of replacements
system.l2.tagsinuse                      32764.520711                       # Cycle average of tags in use
system.l2.total_refs                          1691664                       # Total number of references to valid blocks.
system.l2.sampled_refs                         151021                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.201515                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           202.896586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.558948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1628.374254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.620902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2974.884381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.738703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4851.170683                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.485924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2106.575979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.557551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2955.703489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.596177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1625.480452                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.687857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3441.272690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.002989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3423.022641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            809.308741                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1289.316869                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1533.981517                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            986.939159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1300.841505                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            820.777636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1353.038329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1387.686747                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.049694                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.090786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.148046                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.064288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.090201                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.049606                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.105019                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.104462                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.024698                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.039347                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.046813                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.030119                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039699                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.025048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.041291                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.042349                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999894                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27511                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29870                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        38762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        27522                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        48568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        48747                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  314391                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            82422                       # number of Writeback hits
system.l2.Writeback_hits::total                 82422                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1025                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27716                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38792                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54751                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        38830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        27728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        48695                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        48875                       # number of demand (read+write) hits
system.l2.demand_hits::total                   315416                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27716                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38792                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54751                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30018                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        38830                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        27728                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        48695                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        48875                       # number of overall hits
system.l2.overall_hits::total                  315416                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        22749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9770                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14349                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7636                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        20757                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20648                       # number of ReadReq misses
system.l2.ReadReq_misses::total                118253                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        22749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9770                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7636                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        20757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20648                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118253                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7677                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14365                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        22749                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9770                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14349                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7636                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        20757                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20648                       # number of overall misses
system.l2.overall_misses::total                118253                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6468446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1266072685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5029302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2337921198                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5660790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3707182209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6011673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1600187838                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5222185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2342413656                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5180779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1260276308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6006873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3416884889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5573025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3397750441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19373842297                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6468446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1266072685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5029302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2337921198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5660790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3707182209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6011673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1600187838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5222185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2342413656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5180779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1260276308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6006873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3416884889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5573025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3397750441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19373842297                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6468446                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1266072685                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5029302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2337921198                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5660790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3707182209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6011673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1600187838                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5222185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2342413656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5180779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1260276308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6006873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3416884889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5573025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3397750441                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19373842297                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        77425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        53111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        35158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        69325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        69395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              432644                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        82422                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             82422                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1025                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        77500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39788                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        53179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        35364                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        69452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        69523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433669                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        77500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39788                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        53179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        35364                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        69452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        69523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433669                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.270583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.293820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.270170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.217191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.299416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.297543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273326                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.216907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.270237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.293535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245551                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.269825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.215926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.298868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.296995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272680                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.216907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.270237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.293535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245551                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.269825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.215926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.298868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.296995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272680                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154010.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164917.635144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147920.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162751.214619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148968.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162960.227219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 146626.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163785.858547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153593.676471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163245.777127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165044.042431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154022.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164613.618972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 146658.552632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164555.910548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163833.833366                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154010.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164917.635144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147920.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162751.214619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148968.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162960.227219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 146626.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163785.858547                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153593.676471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163245.777127                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165044.042431                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154022.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164613.618972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 146658.552632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164555.910548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163833.833366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154010.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164917.635144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147920.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162751.214619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148968.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162960.227219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 146626.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163785.858547                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153593.676471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163245.777127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165044.042431                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154022.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164613.618972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 146658.552632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164555.910548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163833.833366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30062                       # number of writebacks
system.l2.writebacks::total                     30062                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        22749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9770                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14349                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7636                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        20757                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           118253                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        22749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        20757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118253                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        22749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        20757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118253                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      4027550                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    818958686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3048908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1500875818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3446888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2382462648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3623766                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1031167375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3245837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1506354202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    815570573                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3735883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2207854186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3358810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2195050057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12485866272                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      4027550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    818958686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3048908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1500875818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3446888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2382462648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3623766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1031167375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3245837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1506354202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    815570573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3735883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2207854186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3358810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2195050057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12485866272                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      4027550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    818958686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3048908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1500875818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3446888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2382462648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3623766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1031167375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3245837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1506354202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    815570573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3735883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2207854186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3358810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2195050057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12485866272                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.270583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.293820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.270170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.217191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.299416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.297543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273326                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.270237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.293535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.269825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.215926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.298868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.296995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.270237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.293535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.269825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.215926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.298868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.296995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272680                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95894.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106676.916243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89673.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104481.435294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90707.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104728.236318                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88384.536585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105544.255374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95465.794118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104979.733919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106805.994369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95791.871795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106366.728622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88389.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106308.119769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105586.042401                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95894.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106676.916243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89673.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104481.435294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90707.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104728.236318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88384.536585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105544.255374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95465.794118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104979.733919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106805.994369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95791.871795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106366.728622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88389.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106308.119769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105586.042401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95894.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106676.916243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89673.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104481.435294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90707.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104728.236318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88384.536585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105544.255374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95465.794118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104979.733919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106805.994369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95791.871795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106366.728622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88389.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106308.119769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105586.042401                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.723943                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011920298                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2027896.388778                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.723943                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068468                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.797635                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11912198                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11912198                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11912198                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11912198                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11912198                       # number of overall hits
system.cpu0.icache.overall_hits::total       11912198                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9449476                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9449476                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9449476                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9449476                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9449476                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9449476                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11912260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11912260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11912260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11912260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11912260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11912260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152410.903226                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152410.903226                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152410.903226                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152410.903226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152410.903226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152410.903226                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7158557                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7158557                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7158557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7158557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7158557                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7158557                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162694.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162694.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162694.477273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162694.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162694.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162694.477273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35393                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370554                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35649                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4582.752784                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.478843                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.521157                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506236                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506236                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062500                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18242                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568736                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568736                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568736                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568736                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90742                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90742                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2119                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92861                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92861                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92861                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92861                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8998275896                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8998275896                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    137234638                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    137234638                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9135510534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9135510534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9135510534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9135510534                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661597                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661597                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661597                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661597                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005573                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99163.296996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99163.296996                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64763.868806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64763.868806                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98378.334651                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98378.334651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98378.334651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98378.334651                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       136681                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 27336.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7815                       # number of writebacks
system.cpu0.dcache.writebacks::total             7815                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55554                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1914                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35188                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35393                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35393                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3149962615                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3149962615                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15226060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15226060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3165188675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3165188675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3165188675                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3165188675                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89518.091821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89518.091821                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74273.463415                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74273.463415                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89429.793321                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89429.793321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89429.793321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89429.793321                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               560.068345                       # Cycle average of tags in use
system.cpu1.icache.total_refs               928544152                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1652213.793594                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.050500                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.017845                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054568                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842977                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897545                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11816707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11816707                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11816707                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11816707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11816707                       # number of overall hits
system.cpu1.icache.overall_hits::total       11816707                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6702078                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6702078                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6702078                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6702078                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6702078                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6702078                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11816752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11816752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11816752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11816752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11816752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11816752                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148935.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148935.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148935.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148935.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148935.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148935.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5480056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5480056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5480056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5480056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5480056                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5480056                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156573.028571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156573.028571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156573.028571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156573.028571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156573.028571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156573.028571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53155                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               223426466                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53411                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4183.154519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.731916                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.268084                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.788015                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.211985                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17386237                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17386237                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3346124                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3346124                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7907                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7851                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7851                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20732361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20732361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20732361                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20732361                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          328                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180813                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180813                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19173776464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19173776464                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28744181                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28744181                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19202520645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19202520645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19202520645                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19202520645                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17566722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17566722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3346452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3346452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7851                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7851                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20913174                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20913174                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20913174                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20913174                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010274                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008646                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008646                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008646                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008646                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106234.736759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106234.736759                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87634.698171                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87634.698171                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106200.995753                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106200.995753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106200.995753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106200.995753                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6968                       # number of writebacks
system.cpu1.dcache.writebacks::total             6968                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127396                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127396                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127656                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53089                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           68                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53157                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53157                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5038579974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5038579974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4507596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4507596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5043087570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5043087570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5043087570                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5043087570                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94908.172578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94908.172578                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66288.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66288.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94871.561036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94871.561036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94871.561036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94871.561036                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               578.809151                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1039245057                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1785644.427835                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.773058                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.036093                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058931                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868648                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927579                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11529736                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11529736                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11529736                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11529736                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11529736                       # number of overall hits
system.cpu2.icache.overall_hits::total       11529736                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7471022                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7471022                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7471022                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7471022                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7471022                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7471022                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11529784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11529784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11529784                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11529784                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11529784                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11529784                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155646.291667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155646.291667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155646.291667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155646.291667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155646.291667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155646.291667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6169870                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6169870                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6169870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6169870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6169870                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6169870                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158201.794872                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158201.794872                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158201.794872                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158201.794872                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158201.794872                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158201.794872                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 77500                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               447612869                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 77756                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5756.634459                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.907473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.092527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437139                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562861                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30281538                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30281538                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16579946                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16579946                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8107                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8088                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8088                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46861484                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46861484                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46861484                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46861484                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       271030                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       271030                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          249                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       271279                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        271279                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       271279                       # number of overall misses
system.cpu2.dcache.overall_misses::total       271279                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  29794776730                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  29794776730                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     21609648                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     21609648                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  29816386378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  29816386378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  29816386378                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  29816386378                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30552568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30552568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     16580195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16580195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     47132763                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     47132763                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     47132763                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     47132763                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008871                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008871                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005756                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005756                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005756                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005756                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109931.656016                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109931.656016                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86785.734940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86785.734940                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109910.410972                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109910.410972                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109910.410972                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109910.410972                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20148                       # number of writebacks
system.cpu2.dcache.writebacks::total            20148                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       193605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       193605                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       193779                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       193779                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       193779                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       193779                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        77425                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        77425                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        77500                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77500                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        77500                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77500                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7701767929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7701767929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5218848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5218848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7706986777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7706986777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7706986777                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7706986777                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001644                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001644                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99473.915777                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99473.915777                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69584.640000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69584.640000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99444.990671                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99444.990671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99444.990671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99444.990671                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.202365                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008742764                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947379.853282                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.202365                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067632                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828850                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11830293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11830293                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11830293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11830293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11830293                       # number of overall hits
system.cpu3.icache.overall_hits::total       11830293                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8162530                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8162530                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8162530                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8162530                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8162530                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8162530                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11830349                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11830349                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11830349                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11830349                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11830349                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11830349                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 145759.464286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 145759.464286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 145759.464286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 145759.464286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 145759.464286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 145759.464286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6571721                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6571721                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6571721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6571721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6571721                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6571721                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 152830.720930                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152830.720930                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 152830.720930                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152830.720930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 152830.720930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152830.720930                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39788                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165661219                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40044                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4136.979797                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.550231                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.449769                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912306                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087694                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8144114                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8144114                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6857447                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6857447                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17548                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17548                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16512                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16512                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15001561                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15001561                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15001561                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15001561                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       127358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       127358                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          868                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       128226                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        128226                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       128226                       # number of overall misses
system.cpu3.dcache.overall_misses::total       128226                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14507310306                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14507310306                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     73221178                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     73221178                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14580531484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14580531484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14580531484                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14580531484                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8271472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8271472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6858315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6858315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15129787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15129787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15129787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15129787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015397                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008475                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008475                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113909.690055                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113909.690055                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84356.195853                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84356.195853                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113709.633647                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113709.633647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113709.633647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113709.633647                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8374                       # number of writebacks
system.cpu3.dcache.writebacks::total             8374                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87718                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87718                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          720                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          720                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88438                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88438                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39640                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          148                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39788                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39788                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39788                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39788                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3661960915                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3661960915                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9660697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9660697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3671621612                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3671621612                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3671621612                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3671621612                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92380.446897                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92380.446897                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65274.979730                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65274.979730                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92279.622298                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92279.622298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92279.622298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92279.622298                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.877733                       # Cycle average of tags in use
system.cpu4.icache.total_refs               928543686                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1652212.964413                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.758661                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.119073                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054100                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841537                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895637                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11816241                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11816241                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11816241                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11816241                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11816241                       # number of overall hits
system.cpu4.icache.overall_hits::total       11816241                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6555214                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6555214                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6555214                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6555214                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6555214                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6555214                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11816282                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11816282                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11816282                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11816282                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11816282                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11816282                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159883.268293                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159883.268293                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159883.268293                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159883.268293                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159883.268293                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159883.268293                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5657219                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5657219                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5657219                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5657219                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5657219                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5657219                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161634.828571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161634.828571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161634.828571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161634.828571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161634.828571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161634.828571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53179                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               223418475                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 53435                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4181.126135                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.497129                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.502871                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.791004                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.208996                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17379081                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17379081                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3345295                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3345295                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7904                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7904                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7848                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7848                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20724376                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20724376                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20724376                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20724376                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       180232                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       180232                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          328                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       180560                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        180560                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       180560                       # number of overall misses
system.cpu4.dcache.overall_misses::total       180560                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  19169518844                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  19169518844                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     28204732                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     28204732                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  19197723576                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19197723576                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  19197723576                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19197723576                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17559313                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17559313                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3345623                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3345623                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     20904936                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20904936                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     20904936                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20904936                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010264                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010264                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008637                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008637                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008637                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008637                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106360.240379                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106360.240379                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85990.036585                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85990.036585                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106323.236464                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106323.236464                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106323.236464                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106323.236464                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6812                       # number of writebacks
system.cpu4.dcache.writebacks::total             6812                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127121                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127121                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       127381                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       127381                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       127381                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       127381                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53111                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53111                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53179                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53179                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53179                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53179                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5045568325                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5045568325                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4448033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4448033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5050016358                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5050016358                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5050016358                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5050016358                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002544                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002544                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95000.439175                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95000.439175                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65412.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65412.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94962.604750                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94962.604750                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94962.604750                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94962.604750                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               492.660832                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011919711                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2052575.478702                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.660832                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060354                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.789521                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11911611                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11911611                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11911611                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11911611                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11911611                       # number of overall hits
system.cpu5.icache.overall_hits::total       11911611                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7579236                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7579236                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7579236                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7579236                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7579236                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7579236                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11911662                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11911662                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11911662                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11911662                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11911662                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11911662                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148612.470588                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148612.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148612.470588                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5749700                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5749700                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5749700                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 151307.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35364                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163372452                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35620                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4586.537114                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.479282                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.520718                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912028                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087972                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9506888                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9506888                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7063475                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7063475                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18511                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18511                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17183                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17183                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16570363                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16570363                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16570363                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16570363                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90676                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90676                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2083                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2083                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92759                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92759                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92759                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92759                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   9003678586                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9003678586                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    137527488                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    137527488                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9141206074                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9141206074                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9141206074                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9141206074                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9597564                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9597564                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7065558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7065558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16663122                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16663122                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16663122                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16663122                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009448                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000295                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000295                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005567                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005567                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 99295.056972                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 99295.056972                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 66023.758041                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 66023.758041                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98547.915286                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98547.915286                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98547.915286                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98547.915286                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       148662                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 13514.727273                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7802                       # number of writebacks
system.cpu5.dcache.writebacks::total             7802                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55518                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55518                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1877                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1877                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57395                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57395                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35158                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35158                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35364                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35364                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35364                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35364                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3144200421                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3144200421                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15481929                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15481929                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3159682350                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3159682350                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3159682350                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3159682350                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002122                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002122                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89430.582542                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89430.582542                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 75154.995146                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 75154.995146                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89347.425348                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89347.425348                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89347.425348                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89347.425348                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.747570                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014460766                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1914076.916981                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.747570                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062095                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.847352                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11793085                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11793085                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11793085                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11793085                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11793085                       # number of overall hits
system.cpu6.icache.overall_hits::total       11793085                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7922295                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7922295                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7922295                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7922295                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7922295                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7922295                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11793135                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11793135                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11793135                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11793135                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11793135                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11793135                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158445.900000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158445.900000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158445.900000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158445.900000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158445.900000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158445.900000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6473161                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6473161                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6473161                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6473161                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6473161                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6473161                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161829.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161829.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161829.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161829.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161829.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161829.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 69452                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               180378717                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 69708                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2587.632940                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.125739                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.874261                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914554                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085446                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8180421                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8180421                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6778117                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6778117                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18957                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18957                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15814                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15814                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14958538                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14958538                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14958538                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14958538                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       176326                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       176326                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          760                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          760                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       177086                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        177086                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       177086                       # number of overall misses
system.cpu6.dcache.overall_misses::total       177086                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  19939622355                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  19939622355                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     64102887                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     64102887                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20003725242                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20003725242                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20003725242                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20003725242                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8356747                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8356747                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6778877                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6778877                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15814                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15814                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15135624                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15135624                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15135624                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15135624                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021100                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021100                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000112                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000112                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011700                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011700                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011700                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011700                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113083.846710                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113083.846710                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84345.903947                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84345.903947                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112960.512079                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112960.512079                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112960.512079                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112960.512079                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        11994                       # number of writebacks
system.cpu6.dcache.writebacks::total            11994                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       107001                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       107001                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          633                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       107634                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       107634                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       107634                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       107634                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        69325                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        69325                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          127                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        69452                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        69452                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        69452                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        69452                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6832375690                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6832375690                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8287709                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8287709                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6840663399                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6840663399                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6840663399                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6840663399                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98555.725784                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98555.725784                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65257.551181                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65257.551181                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98494.836707                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98494.836707                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98494.836707                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98494.836707                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.928003                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014461411                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1917696.429112                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.928003                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060782                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.846038                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11793730                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11793730                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11793730                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11793730                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11793730                       # number of overall hits
system.cpu7.icache.overall_hits::total       11793730                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7253230                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7253230                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7253230                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7253230                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7253230                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7253230                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11793778                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11793778                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11793778                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11793778                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11793778                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11793778                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151108.958333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151108.958333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151108.958333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151108.958333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151108.958333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151108.958333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6032067                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6032067                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6032067                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6032067                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6032067                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6032067                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 154668.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 154668.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 154668.384615                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 154668.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 154668.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 154668.384615                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 69523                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180380235                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 69779                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2585.021783                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.132037                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.867963                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914578                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085422                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8180779                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8180779                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6779324                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6779324                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18908                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18908                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15816                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15816                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14960103                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14960103                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14960103                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14960103                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       176561                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       176561                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          768                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          768                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       177329                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        177329                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       177329                       # number of overall misses
system.cpu7.dcache.overall_misses::total       177329                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19950321872                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19950321872                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     65192907                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     65192907                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20015514779                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20015514779                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20015514779                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20015514779                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8357340                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8357340                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6780092                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6780092                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15816                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15816                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15137432                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15137432                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15137432                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15137432                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021126                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021126                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011715                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011715                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011715                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011715                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112993.933383                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112993.933383                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84886.597656                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84886.597656                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112872.202398                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112872.202398                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112872.202398                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112872.202398                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12509                       # number of writebacks
system.cpu7.dcache.writebacks::total            12509                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       107166                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       107166                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          640                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          640                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       107806                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       107806                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       107806                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       107806                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        69395                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        69395                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          128                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        69523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        69523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        69523                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        69523                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6821440029                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6821440029                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8409516                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8409516                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6829849545                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6829849545                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6829849545                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6829849545                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004593                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004593                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 98298.725110                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 98298.725110                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65699.343750                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65699.343750                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98238.705824                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98238.705824                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98238.705824                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98238.705824                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
