
Program_nRF.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000007c  00800100  00000f5a  00000fee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f5a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  0080017c  0080017c  0000106a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000106a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000109c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  000010dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002304  00000000  00000000  0000130c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d69  00000000  00000000  00003610  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001077  00000000  00000000  00004379  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000664  00000000  00000000  000053f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008b5  00000000  00000000  00005a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000016ec  00000000  00000000  00006309  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  000079f5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 18 01 	jmp	0x230	; 0x230 <__vector_2>
   c:	0c 94 27 01 	jmp	0x24e	; 0x24e <__vector_3>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea e5       	ldi	r30, 0x5A	; 90
  7c:	ff e0       	ldi	r31, 0x0F	; 15
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 37       	cpi	r26, 0x7C	; 124
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ac e7       	ldi	r26, 0x7C	; 124
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 38       	cpi	r26, 0x8F	; 143
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 37 01 	call	0x26e	; 0x26e <main>
  9e:	0c 94 ab 07 	jmp	0xf56	; 0xf56 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <togglePin>:

#include <avr/io.h>
#include "GPIO.h"

void togglePin( gpioPin_t pin )
{
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	27 97       	sbiw	r28, 0x07	; 7
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
  ba:	29 83       	std	Y+1, r18	; 0x01
  bc:	3a 83       	std	Y+2, r19	; 0x02
  be:	4b 83       	std	Y+3, r20	; 0x03
  c0:	5c 83       	std	Y+4, r21	; 0x04
  c2:	6d 83       	std	Y+5, r22	; 0x05
  c4:	7e 83       	std	Y+6, r23	; 0x06
  c6:	8f 83       	std	Y+7, r24	; 0x07
  c8:	e9 81       	ldd	r30, Y+1	; 0x01
  ca:	fa 81       	ldd	r31, Y+2	; 0x02
	//*(pin->PORTx) ^= ( 1 << pin->pinNumber );
	*(pin.PORTx) ^= (1 << pin.pinNumber );
  cc:	20 81       	ld	r18, Z
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	0f 80       	ldd	r0, Y+7	; 0x07
  d4:	02 c0       	rjmp	.+4      	; 0xda <togglePin+0x34>
  d6:	88 0f       	add	r24, r24
  d8:	99 1f       	adc	r25, r25
  da:	0a 94       	dec	r0
  dc:	e2 f7       	brpl	.-8      	; 0xd6 <togglePin+0x30>
  de:	82 27       	eor	r24, r18
  e0:	80 83       	st	Z, r24
}
  e2:	27 96       	adiw	r28, 0x07	; 7
  e4:	0f b6       	in	r0, 0x3f	; 63
  e6:	f8 94       	cli
  e8:	de bf       	out	0x3e, r29	; 62
  ea:	0f be       	out	0x3f, r0	; 63
  ec:	cd bf       	out	0x3d, r28	; 61
  ee:	df 91       	pop	r29
  f0:	cf 91       	pop	r28
  f2:	08 95       	ret

000000f4 <setPin>:

void setPin( gpioPin_t pin )
{
  f4:	cf 93       	push	r28
  f6:	df 93       	push	r29
  f8:	cd b7       	in	r28, 0x3d	; 61
  fa:	de b7       	in	r29, 0x3e	; 62
  fc:	27 97       	sbiw	r28, 0x07	; 7
  fe:	0f b6       	in	r0, 0x3f	; 63
 100:	f8 94       	cli
 102:	de bf       	out	0x3e, r29	; 62
 104:	0f be       	out	0x3f, r0	; 63
 106:	cd bf       	out	0x3d, r28	; 61
 108:	29 83       	std	Y+1, r18	; 0x01
 10a:	3a 83       	std	Y+2, r19	; 0x02
 10c:	4b 83       	std	Y+3, r20	; 0x03
 10e:	5c 83       	std	Y+4, r21	; 0x04
 110:	6d 83       	std	Y+5, r22	; 0x05
 112:	7e 83       	std	Y+6, r23	; 0x06
 114:	8f 83       	std	Y+7, r24	; 0x07
 116:	e9 81       	ldd	r30, Y+1	; 0x01
 118:	fa 81       	ldd	r31, Y+2	; 0x02
	*(pin.PORTx) |= (1 << pin.pinNumber );
 11a:	20 81       	ld	r18, Z
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	0f 80       	ldd	r0, Y+7	; 0x07
 122:	02 c0       	rjmp	.+4      	; 0x128 <setPin+0x34>
 124:	88 0f       	add	r24, r24
 126:	99 1f       	adc	r25, r25
 128:	0a 94       	dec	r0
 12a:	e2 f7       	brpl	.-8      	; 0x124 <setPin+0x30>
 12c:	82 2b       	or	r24, r18
 12e:	80 83       	st	Z, r24
}
 130:	27 96       	adiw	r28, 0x07	; 7
 132:	0f b6       	in	r0, 0x3f	; 63
 134:	f8 94       	cli
 136:	de bf       	out	0x3e, r29	; 62
 138:	0f be       	out	0x3f, r0	; 63
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df 91       	pop	r29
 13e:	cf 91       	pop	r28
 140:	08 95       	ret

00000142 <clearPin>:

void clearPin(gpioPin_t pin)
{
 142:	cf 93       	push	r28
 144:	df 93       	push	r29
 146:	cd b7       	in	r28, 0x3d	; 61
 148:	de b7       	in	r29, 0x3e	; 62
 14a:	27 97       	sbiw	r28, 0x07	; 7
 14c:	0f b6       	in	r0, 0x3f	; 63
 14e:	f8 94       	cli
 150:	de bf       	out	0x3e, r29	; 62
 152:	0f be       	out	0x3f, r0	; 63
 154:	cd bf       	out	0x3d, r28	; 61
 156:	29 83       	std	Y+1, r18	; 0x01
 158:	3a 83       	std	Y+2, r19	; 0x02
 15a:	4b 83       	std	Y+3, r20	; 0x03
 15c:	5c 83       	std	Y+4, r21	; 0x04
 15e:	6d 83       	std	Y+5, r22	; 0x05
 160:	7e 83       	std	Y+6, r23	; 0x06
 162:	8f 83       	std	Y+7, r24	; 0x07
 164:	e9 81       	ldd	r30, Y+1	; 0x01
 166:	fa 81       	ldd	r31, Y+2	; 0x02
	*(pin.PORTx) &= ~(1 << pin.pinNumber );
 168:	20 81       	ld	r18, Z
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	0f 80       	ldd	r0, Y+7	; 0x07
 170:	02 c0       	rjmp	.+4      	; 0x176 <clearPin+0x34>
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	0a 94       	dec	r0
 178:	e2 f7       	brpl	.-8      	; 0x172 <clearPin+0x30>
 17a:	80 95       	com	r24
 17c:	82 23       	and	r24, r18
 17e:	80 83       	st	Z, r24
}
 180:	27 96       	adiw	r28, 0x07	; 7
 182:	0f b6       	in	r0, 0x3f	; 63
 184:	f8 94       	cli
 186:	de bf       	out	0x3e, r29	; 62
 188:	0f be       	out	0x3f, r0	; 63
 18a:	cd bf       	out	0x3d, r28	; 61
 18c:	df 91       	pop	r29
 18e:	cf 91       	pop	r28
 190:	08 95       	ret

00000192 <setPinOutput>:

void setPinOutput( gpioPin_t pin )
{
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	cd b7       	in	r28, 0x3d	; 61
 198:	de b7       	in	r29, 0x3e	; 62
 19a:	27 97       	sbiw	r28, 0x07	; 7
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	f8 94       	cli
 1a0:	de bf       	out	0x3e, r29	; 62
 1a2:	0f be       	out	0x3f, r0	; 63
 1a4:	cd bf       	out	0x3d, r28	; 61
 1a6:	29 83       	std	Y+1, r18	; 0x01
 1a8:	3a 83       	std	Y+2, r19	; 0x02
 1aa:	4b 83       	std	Y+3, r20	; 0x03
 1ac:	5c 83       	std	Y+4, r21	; 0x04
 1ae:	6d 83       	std	Y+5, r22	; 0x05
 1b0:	7e 83       	std	Y+6, r23	; 0x06
 1b2:	8f 83       	std	Y+7, r24	; 0x07
 1b4:	eb 81       	ldd	r30, Y+3	; 0x03
 1b6:	fc 81       	ldd	r31, Y+4	; 0x04
	*(pin.DDRx) |= ( 1 << pin.pinNumber );
 1b8:	20 81       	ld	r18, Z
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	0f 80       	ldd	r0, Y+7	; 0x07
 1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <setPinOutput+0x34>
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	0a 94       	dec	r0
 1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <setPinOutput+0x30>
 1ca:	82 2b       	or	r24, r18
 1cc:	80 83       	st	Z, r24
}
 1ce:	27 96       	adiw	r28, 0x07	; 7
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	f8 94       	cli
 1d4:	de bf       	out	0x3e, r29	; 62
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	cd bf       	out	0x3d, r28	; 61
 1da:	df 91       	pop	r29
 1dc:	cf 91       	pop	r28
 1de:	08 95       	ret

000001e0 <setPinInput>:

void setPinInput(gpioPin_t pin)
{
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	cd b7       	in	r28, 0x3d	; 61
 1e6:	de b7       	in	r29, 0x3e	; 62
 1e8:	27 97       	sbiw	r28, 0x07	; 7
 1ea:	0f b6       	in	r0, 0x3f	; 63
 1ec:	f8 94       	cli
 1ee:	de bf       	out	0x3e, r29	; 62
 1f0:	0f be       	out	0x3f, r0	; 63
 1f2:	cd bf       	out	0x3d, r28	; 61
 1f4:	29 83       	std	Y+1, r18	; 0x01
 1f6:	3a 83       	std	Y+2, r19	; 0x02
 1f8:	4b 83       	std	Y+3, r20	; 0x03
 1fa:	5c 83       	std	Y+4, r21	; 0x04
 1fc:	6d 83       	std	Y+5, r22	; 0x05
 1fe:	7e 83       	std	Y+6, r23	; 0x06
 200:	8f 83       	std	Y+7, r24	; 0x07
 202:	eb 81       	ldd	r30, Y+3	; 0x03
 204:	fc 81       	ldd	r31, Y+4	; 0x04
	*(pin.DDRx) &= ~( 1 << pin.pinNumber );
 206:	20 81       	ld	r18, Z
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	0f 80       	ldd	r0, Y+7	; 0x07
 20e:	02 c0       	rjmp	.+4      	; 0x214 <setPinInput+0x34>
 210:	88 0f       	add	r24, r24
 212:	99 1f       	adc	r25, r25
 214:	0a 94       	dec	r0
 216:	e2 f7       	brpl	.-8      	; 0x210 <setPinInput+0x30>
 218:	80 95       	com	r24
 21a:	82 23       	and	r24, r18
 21c:	80 83       	st	Z, r24
}
 21e:	27 96       	adiw	r28, 0x07	; 7
 220:	0f b6       	in	r0, 0x3f	; 63
 222:	f8 94       	cli
 224:	de bf       	out	0x3e, r29	; 62
 226:	0f be       	out	0x3f, r0	; 63
 228:	cd bf       	out	0x3d, r28	; 61
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <__vector_2>:
volatile uint8_t nrfDataInt = 0;

volatile uint8_t nrf24_rx_flag, nrf24_tx_flag, nrf24_mr_flag; // zadeklarowane w pliku nRF.c

ISR(INT1_vect)
{
 230:	1f 92       	push	r1
 232:	0f 92       	push	r0
 234:	0f b6       	in	r0, 0x3f	; 63
 236:	0f 92       	push	r0
 238:	11 24       	eor	r1, r1
 23a:	8f 93       	push	r24
	// rising edge interrupt
	alarmFlag = 1;
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <alarmFlag>
}
 242:	8f 91       	pop	r24
 244:	0f 90       	pop	r0
 246:	0f be       	out	0x3f, r0	; 63
 248:	0f 90       	pop	r0
 24a:	1f 90       	pop	r1
 24c:	18 95       	reti

0000024e <__vector_3>:

// Obs³uga przerwania PCINT - RX
ISR(PCINT0_vect)
{
 24e:	1f 92       	push	r1
 250:	0f 92       	push	r0
 252:	0f b6       	in	r0, 0x3f	; 63
 254:	0f 92       	push	r0
 256:	11 24       	eor	r1, r1
 258:	8f 93       	push	r24
	// falling edge interrupt
	if( 0 == (PORTB & PB0) )//falling edge
 25a:	85 b1       	in	r24, 0x05	; 5
	{
		nrfDataInt = 1;
 25c:	81 e0       	ldi	r24, 0x01	; 1
 25e:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <__data_end>
	}
}
 262:	8f 91       	pop	r24
 264:	0f 90       	pop	r0
 266:	0f be       	out	0x3f, r0	; 63
 268:	0f 90       	pop	r0
 26a:	1f 90       	pop	r1
 26c:	18 95       	reti

0000026e <main>:
	clearPin(buzzer_pin);
}


int main(void)
{
 26e:	cf 93       	push	r28
 270:	df 93       	push	r29
 272:	cd b7       	in	r28, 0x3d	; 61
 274:	de b7       	in	r29, 0x3e	; 62
 276:	c5 55       	subi	r28, 0x55	; 85
 278:	d1 09       	sbc	r29, r1
 27a:	0f b6       	in	r0, 0x3f	; 63
 27c:	f8 94       	cli
 27e:	de bf       	out	0x3e, r29	; 62
 280:	0f be       	out	0x3f, r0	; 63
 282:	cd bf       	out	0x3d, r28	; 61
	
	gpioPin_t led1 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD6 };
 284:	87 e0       	ldi	r24, 0x07	; 7
 286:	e0 e0       	ldi	r30, 0x00	; 0
 288:	f1 e0       	ldi	r31, 0x01	; 1
 28a:	de 01       	movw	r26, r28
 28c:	11 96       	adiw	r26, 0x01	; 1
 28e:	01 90       	ld	r0, Z+
 290:	0d 92       	st	X+, r0
 292:	8a 95       	dec	r24
 294:	e1 f7       	brne	.-8      	; 0x28e <main+0x20>
	gpioPin_t led2 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD7 };
 296:	87 e0       	ldi	r24, 0x07	; 7
 298:	e7 e0       	ldi	r30, 0x07	; 7
 29a:	f1 e0       	ldi	r31, 0x01	; 1
 29c:	de 01       	movw	r26, r28
 29e:	18 96       	adiw	r26, 0x08	; 8
 2a0:	01 90       	ld	r0, Z+
 2a2:	0d 92       	st	X+, r0
 2a4:	8a 95       	dec	r24
 2a6:	e1 f7       	brne	.-8      	; 0x2a0 <main+0x32>
	gpioPin_t buzzer = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD4 };
 2a8:	87 e0       	ldi	r24, 0x07	; 7
 2aa:	ee e0       	ldi	r30, 0x0E	; 14
 2ac:	f1 e0       	ldi	r31, 0x01	; 1
 2ae:	de 01       	movw	r26, r28
 2b0:	1f 96       	adiw	r26, 0x0f	; 15
 2b2:	01 90       	ld	r0, Z+
 2b4:	0d 92       	st	X+, r0
 2b6:	8a 95       	dec	r24
 2b8:	e1 f7       	brne	.-8      	; 0x2b2 <main+0x44>
	gpioPin_t alarmLed = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD5 };
 2ba:	87 e0       	ldi	r24, 0x07	; 7
 2bc:	e5 e1       	ldi	r30, 0x15	; 21
 2be:	f1 e0       	ldi	r31, 0x01	; 1
 2c0:	de 01       	movw	r26, r28
 2c2:	56 96       	adiw	r26, 0x16	; 22
 2c4:	01 90       	ld	r0, Z+
 2c6:	0d 92       	st	X+, r0
 2c8:	8a 95       	dec	r24
 2ca:	e1 f7       	brne	.-8      	; 0x2c4 <main+0x56>
	gpioPin_t extInt0 = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB0 };
 2cc:	87 e0       	ldi	r24, 0x07	; 7
 2ce:	ec e1       	ldi	r30, 0x1C	; 28
 2d0:	f1 e0       	ldi	r31, 0x01	; 1
 2d2:	de 01       	movw	r26, r28
 2d4:	5d 96       	adiw	r26, 0x1d	; 29
 2d6:	01 90       	ld	r0, Z+
 2d8:	0d 92       	st	X+, r0
 2da:	8a 95       	dec	r24
 2dc:	e1 f7       	brne	.-8      	; 0x2d6 <main+0x68>
	gpioPin_t extInt1 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD3 };
 2de:	87 e0       	ldi	r24, 0x07	; 7
 2e0:	e3 e2       	ldi	r30, 0x23	; 35
 2e2:	f1 e0       	ldi	r31, 0x01	; 1
 2e4:	de 01       	movw	r26, r28
 2e6:	94 96       	adiw	r26, 0x24	; 36
 2e8:	01 90       	ld	r0, Z+
 2ea:	0d 92       	st	X+, r0
 2ec:	8a 95       	dec	r24
 2ee:	e1 f7       	brne	.-8      	; 0x2e8 <main+0x7a>
	// linie SPI - nRF
	gpioPin_t CE = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB1 };
 2f0:	87 e0       	ldi	r24, 0x07	; 7
 2f2:	ea e2       	ldi	r30, 0x2A	; 42
 2f4:	f1 e0       	ldi	r31, 0x01	; 1
 2f6:	de 01       	movw	r26, r28
 2f8:	9b 96       	adiw	r26, 0x2b	; 43
 2fa:	01 90       	ld	r0, Z+
 2fc:	0d 92       	st	X+, r0
 2fe:	8a 95       	dec	r24
 300:	e1 f7       	brne	.-8      	; 0x2fa <main+0x8c>
	gpioPin_t nSS = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB2 };
 302:	87 e0       	ldi	r24, 0x07	; 7
 304:	e1 e3       	ldi	r30, 0x31	; 49
 306:	f1 e0       	ldi	r31, 0x01	; 1
 308:	de 01       	movw	r26, r28
 30a:	d2 96       	adiw	r26, 0x32	; 50
 30c:	01 90       	ld	r0, Z+
 30e:	0d 92       	st	X+, r0
 310:	8a 95       	dec	r24
 312:	e1 f7       	brne	.-8      	; 0x30c <main+0x9e>
	gpioPin_t mosi = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB3 };
 314:	87 e0       	ldi	r24, 0x07	; 7
 316:	e8 e3       	ldi	r30, 0x38	; 56
 318:	f1 e0       	ldi	r31, 0x01	; 1
 31a:	de 01       	movw	r26, r28
 31c:	d9 96       	adiw	r26, 0x39	; 57
 31e:	01 90       	ld	r0, Z+
 320:	0d 92       	st	X+, r0
 322:	8a 95       	dec	r24
 324:	e1 f7       	brne	.-8      	; 0x31e <main+0xb0>
	gpioPin_t miso = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB4 };
 326:	87 e0       	ldi	r24, 0x07	; 7
 328:	ef e3       	ldi	r30, 0x3F	; 63
 32a:	f1 e0       	ldi	r31, 0x01	; 1
 32c:	de 01       	movw	r26, r28
 32e:	a0 5c       	subi	r26, 0xC0	; 192
 330:	bf 4f       	sbci	r27, 0xFF	; 255
 332:	01 90       	ld	r0, Z+
 334:	0d 92       	st	X+, r0
 336:	8a 95       	dec	r24
 338:	e1 f7       	brne	.-8      	; 0x332 <main+0xc4>
	gpioPin_t sclk = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB5 };	
 33a:	87 e0       	ldi	r24, 0x07	; 7
 33c:	e6 e4       	ldi	r30, 0x46	; 70
 33e:	f1 e0       	ldi	r31, 0x01	; 1
 340:	de 01       	movw	r26, r28
 342:	a9 5b       	subi	r26, 0xB9	; 185
 344:	bf 4f       	sbci	r27, 0xFF	; 255
 346:	01 90       	ld	r0, Z+
 348:	0d 92       	st	X+, r0
 34a:	8a 95       	dec	r24
 34c:	e1 f7       	brne	.-8      	; 0x346 <main+0xd8>
	// linie UART
	
	// Konfiguracja pinow jako wyjscia:
	setPinOutput(led1);
 34e:	29 81       	ldd	r18, Y+1	; 0x01
 350:	3a 81       	ldd	r19, Y+2	; 0x02
 352:	4b 81       	ldd	r20, Y+3	; 0x03
 354:	5c 81       	ldd	r21, Y+4	; 0x04
 356:	6d 81       	ldd	r22, Y+5	; 0x05
 358:	7e 81       	ldd	r23, Y+6	; 0x06
 35a:	8f 81       	ldd	r24, Y+7	; 0x07
 35c:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(led2);
 360:	28 85       	ldd	r18, Y+8	; 0x08
 362:	39 85       	ldd	r19, Y+9	; 0x09
 364:	4a 85       	ldd	r20, Y+10	; 0x0a
 366:	5b 85       	ldd	r21, Y+11	; 0x0b
 368:	6c 85       	ldd	r22, Y+12	; 0x0c
 36a:	7d 85       	ldd	r23, Y+13	; 0x0d
 36c:	8e 85       	ldd	r24, Y+14	; 0x0e
 36e:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(buzzer);
 372:	2f 85       	ldd	r18, Y+15	; 0x0f
 374:	38 89       	ldd	r19, Y+16	; 0x10
 376:	49 89       	ldd	r20, Y+17	; 0x11
 378:	5a 89       	ldd	r21, Y+18	; 0x12
 37a:	6b 89       	ldd	r22, Y+19	; 0x13
 37c:	7c 89       	ldd	r23, Y+20	; 0x14
 37e:	8d 89       	ldd	r24, Y+21	; 0x15
 380:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(alarmLed);
 384:	2e 89       	ldd	r18, Y+22	; 0x16
 386:	3f 89       	ldd	r19, Y+23	; 0x17
 388:	48 8d       	ldd	r20, Y+24	; 0x18
 38a:	59 8d       	ldd	r21, Y+25	; 0x19
 38c:	6a 8d       	ldd	r22, Y+26	; 0x1a
 38e:	7b 8d       	ldd	r23, Y+27	; 0x1b
 390:	8c 8d       	ldd	r24, Y+28	; 0x1c
 392:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(sclk);
 396:	28 96       	adiw	r28, 0x08	; 8
 398:	2f ad       	ldd	r18, Y+63	; 0x3f
 39a:	28 97       	sbiw	r28, 0x08	; 8
 39c:	29 96       	adiw	r28, 0x09	; 9
 39e:	3f ad       	ldd	r19, Y+63	; 0x3f
 3a0:	29 97       	sbiw	r28, 0x09	; 9
 3a2:	2a 96       	adiw	r28, 0x0a	; 10
 3a4:	4f ad       	ldd	r20, Y+63	; 0x3f
 3a6:	2a 97       	sbiw	r28, 0x0a	; 10
 3a8:	2b 96       	adiw	r28, 0x0b	; 11
 3aa:	5f ad       	ldd	r21, Y+63	; 0x3f
 3ac:	2b 97       	sbiw	r28, 0x0b	; 11
 3ae:	2c 96       	adiw	r28, 0x0c	; 12
 3b0:	6f ad       	ldd	r22, Y+63	; 0x3f
 3b2:	2c 97       	sbiw	r28, 0x0c	; 12
 3b4:	2d 96       	adiw	r28, 0x0d	; 13
 3b6:	7f ad       	ldd	r23, Y+63	; 0x3f
 3b8:	2d 97       	sbiw	r28, 0x0d	; 13
 3ba:	2e 96       	adiw	r28, 0x0e	; 14
 3bc:	8f ad       	ldd	r24, Y+63	; 0x3f
 3be:	2e 97       	sbiw	r28, 0x0e	; 14
 3c0:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(mosi);
 3c4:	29 ad       	ldd	r18, Y+57	; 0x39
 3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
 3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
 3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
 3cc:	6d ad       	ldd	r22, Y+61	; 0x3d
 3ce:	7e ad       	ldd	r23, Y+62	; 0x3e
 3d0:	8f ad       	ldd	r24, Y+63	; 0x3f
 3d2:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(nSS);
 3d6:	2a a9       	ldd	r18, Y+50	; 0x32
 3d8:	3b a9       	ldd	r19, Y+51	; 0x33
 3da:	4c a9       	ldd	r20, Y+52	; 0x34
 3dc:	5d a9       	ldd	r21, Y+53	; 0x35
 3de:	6e a9       	ldd	r22, Y+54	; 0x36
 3e0:	7f a9       	ldd	r23, Y+55	; 0x37
 3e2:	88 ad       	ldd	r24, Y+56	; 0x38
 3e4:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(CE);
 3e8:	2b a5       	ldd	r18, Y+43	; 0x2b
 3ea:	3c a5       	ldd	r19, Y+44	; 0x2c
 3ec:	4d a5       	ldd	r20, Y+45	; 0x2d
 3ee:	5e a5       	ldd	r21, Y+46	; 0x2e
 3f0:	6f a5       	ldd	r22, Y+47	; 0x2f
 3f2:	78 a9       	ldd	r23, Y+48	; 0x30
 3f4:	89 a9       	ldd	r24, Y+49	; 0x31
 3f6:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	// Konfiguracja pinow jako wejscia
	setPinInput(miso);
 3fa:	21 96       	adiw	r28, 0x01	; 1
 3fc:	2f ad       	ldd	r18, Y+63	; 0x3f
 3fe:	21 97       	sbiw	r28, 0x01	; 1
 400:	22 96       	adiw	r28, 0x02	; 2
 402:	3f ad       	ldd	r19, Y+63	; 0x3f
 404:	22 97       	sbiw	r28, 0x02	; 2
 406:	23 96       	adiw	r28, 0x03	; 3
 408:	4f ad       	ldd	r20, Y+63	; 0x3f
 40a:	23 97       	sbiw	r28, 0x03	; 3
 40c:	24 96       	adiw	r28, 0x04	; 4
 40e:	5f ad       	ldd	r21, Y+63	; 0x3f
 410:	24 97       	sbiw	r28, 0x04	; 4
 412:	25 96       	adiw	r28, 0x05	; 5
 414:	6f ad       	ldd	r22, Y+63	; 0x3f
 416:	25 97       	sbiw	r28, 0x05	; 5
 418:	26 96       	adiw	r28, 0x06	; 6
 41a:	7f ad       	ldd	r23, Y+63	; 0x3f
 41c:	26 97       	sbiw	r28, 0x06	; 6
 41e:	27 96       	adiw	r28, 0x07	; 7
 420:	8f ad       	ldd	r24, Y+63	; 0x3f
 422:	27 97       	sbiw	r28, 0x07	; 7
 424:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	setPinInput(extInt0);
 428:	2d 8d       	ldd	r18, Y+29	; 0x1d
 42a:	3e 8d       	ldd	r19, Y+30	; 0x1e
 42c:	4f 8d       	ldd	r20, Y+31	; 0x1f
 42e:	58 a1       	ldd	r21, Y+32	; 0x20
 430:	69 a1       	ldd	r22, Y+33	; 0x21
 432:	7a a1       	ldd	r23, Y+34	; 0x22
 434:	8b a1       	ldd	r24, Y+35	; 0x23
 436:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	setPinInput(extInt1);
 43a:	2c a1       	ldd	r18, Y+36	; 0x24
 43c:	3d a1       	ldd	r19, Y+37	; 0x25
 43e:	4e a1       	ldd	r20, Y+38	; 0x26
 440:	5f a1       	ldd	r21, Y+39	; 0x27
 442:	68 a5       	ldd	r22, Y+40	; 0x28
 444:	79 a5       	ldd	r23, Y+41	; 0x29
 446:	8a a5       	ldd	r24, Y+42	; 0x2a
 448:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	// stan poczatkowy
	setPin(led1);
 44c:	29 81       	ldd	r18, Y+1	; 0x01
 44e:	3a 81       	ldd	r19, Y+2	; 0x02
 450:	4b 81       	ldd	r20, Y+3	; 0x03
 452:	5c 81       	ldd	r21, Y+4	; 0x04
 454:	6d 81       	ldd	r22, Y+5	; 0x05
 456:	7e 81       	ldd	r23, Y+6	; 0x06
 458:	8f 81       	ldd	r24, Y+7	; 0x07
 45a:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	setPin(led2);
 45e:	28 85       	ldd	r18, Y+8	; 0x08
 460:	39 85       	ldd	r19, Y+9	; 0x09
 462:	4a 85       	ldd	r20, Y+10	; 0x0a
 464:	5b 85       	ldd	r21, Y+11	; 0x0b
 466:	6c 85       	ldd	r22, Y+12	; 0x0c
 468:	7d 85       	ldd	r23, Y+13	; 0x0d
 46a:	8e 85       	ldd	r24, Y+14	; 0x0e
 46c:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	setPin(nSS);
 470:	2a a9       	ldd	r18, Y+50	; 0x32
 472:	3b a9       	ldd	r19, Y+51	; 0x33
 474:	4c a9       	ldd	r20, Y+52	; 0x34
 476:	5d a9       	ldd	r21, Y+53	; 0x35
 478:	6e a9       	ldd	r22, Y+54	; 0x36
 47a:	7f a9       	ldd	r23, Y+55	; 0x37
 47c:	88 ad       	ldd	r24, Y+56	; 0x38
 47e:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	
	uartInit();
 482:	0e 94 63 07 	call	0xec6	; 0xec6 <uartInit>
	uartSendString("Hello world!\n\r");
 486:	8d e4       	ldi	r24, 0x4D	; 77
 488:	91 e0       	ldi	r25, 0x01	; 1
 48a:	0e 94 79 07 	call	0xef2	; 0xef2 <uartSendString>

#ifdef NRF_TX
	// konfiguracja przerwan
	EICRA |= (1<<ISC11)|(1<<ISC10); //rising edge
 48e:	e9 e6       	ldi	r30, 0x69	; 105
 490:	f0 e0       	ldi	r31, 0x00	; 0
 492:	80 81       	ld	r24, Z
 494:	8c 60       	ori	r24, 0x0C	; 12
 496:	80 83       	st	Z, r24
	EIMSK|=(1<<INT1);
 498:	e9 9a       	sbi	0x1d, 1	; 29
	sei();   // odblokowujemy przyjmowanie przerwañ
 49a:	78 94       	sei
	
	// konfiguracja nRF
	nRF24_Init(nSS, CE);
 49c:	ab a4       	ldd	r10, Y+43	; 0x2b
 49e:	bc a4       	ldd	r11, Y+44	; 0x2c
 4a0:	cd a4       	ldd	r12, Y+45	; 0x2d
 4a2:	de a4       	ldd	r13, Y+46	; 0x2e
 4a4:	ef a4       	ldd	r14, Y+47	; 0x2f
 4a6:	f8 a8       	ldd	r15, Y+48	; 0x30
 4a8:	09 a9       	ldd	r16, Y+49	; 0x31
 4aa:	2a a9       	ldd	r18, Y+50	; 0x32
 4ac:	3b a9       	ldd	r19, Y+51	; 0x33
 4ae:	4c a9       	ldd	r20, Y+52	; 0x34
 4b0:	5d a9       	ldd	r21, Y+53	; 0x35
 4b2:	6e a9       	ldd	r22, Y+54	; 0x36
 4b4:	7f a9       	ldd	r23, Y+55	; 0x37
 4b6:	88 ad       	ldd	r24, Y+56	; 0x38
 4b8:	0e 94 17 06 	call	0xc2e	; 0xc2e <nRF24_Init>
	nRF24_SetRXAddress(0, (uint8_t*) "Nad");
 4bc:	6c e5       	ldi	r22, 0x5C	; 92
 4be:	71 e0       	ldi	r23, 0x01	; 1
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	0e 94 54 05 	call	0xaa8	; 0xaa8 <nRF24_SetRXAddress>
	nRF24_SetTXAddress((uint8_t*)"Odb");
 4c6:	80 e6       	ldi	r24, 0x60	; 96
 4c8:	91 e0       	ldi	r25, 0x01	; 1
 4ca:	0e 94 76 05 	call	0xaec	; 0xaec <nRF24_SetTXAddress>
	nRF24_TX_Mode();
 4ce:	0e 94 b2 04 	call	0x964	; 0x964 <nRF24_TX_Mode>
 4d2:	87 e0       	ldi	r24, 0x07	; 7
 4d4:	fe 01       	movw	r30, r28
 4d6:	3f 96       	adiw	r30, 0x0f	; 15
 4d8:	de 01       	movw	r26, r28
 4da:	a2 5b       	subi	r26, 0xB2	; 178
 4dc:	bf 4f       	sbci	r27, 0xFF	; 255
 4de:	01 90       	ld	r0, Z+
 4e0:	0d 92       	st	X+, r0
 4e2:	8a 95       	dec	r24
 4e4:	e1 f7       	brne	.-8      	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
	}
}

static inline void buzzerPeak(gpioPin_t buzzer_pin)
{
	setPin(buzzer_pin);
 4e6:	2f 96       	adiw	r28, 0x0f	; 15
 4e8:	2f ad       	ldd	r18, Y+63	; 0x3f
 4ea:	2f 97       	sbiw	r28, 0x0f	; 15
 4ec:	60 96       	adiw	r28, 0x10	; 16
 4ee:	3f ad       	ldd	r19, Y+63	; 0x3f
 4f0:	60 97       	sbiw	r28, 0x10	; 16
 4f2:	61 96       	adiw	r28, 0x11	; 17
 4f4:	4f ad       	ldd	r20, Y+63	; 0x3f
 4f6:	61 97       	sbiw	r28, 0x11	; 17
 4f8:	62 96       	adiw	r28, 0x12	; 18
 4fa:	5f ad       	ldd	r21, Y+63	; 0x3f
 4fc:	62 97       	sbiw	r28, 0x12	; 18
 4fe:	63 96       	adiw	r28, 0x13	; 19
 500:	6f ad       	ldd	r22, Y+63	; 0x3f
 502:	63 97       	sbiw	r28, 0x13	; 19
 504:	64 96       	adiw	r28, 0x14	; 20
 506:	7f ad       	ldd	r23, Y+63	; 0x3f
 508:	64 97       	sbiw	r28, 0x14	; 20
 50a:	65 96       	adiw	r28, 0x15	; 21
 50c:	8f ad       	ldd	r24, Y+63	; 0x3f
 50e:	65 97       	sbiw	r28, 0x15	; 21
 510:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 514:	2f e3       	ldi	r18, 0x3F	; 63
 516:	8d e0       	ldi	r24, 0x0D	; 13
 518:	93 e0       	ldi	r25, 0x03	; 3
 51a:	21 50       	subi	r18, 0x01	; 1
 51c:	80 40       	sbci	r24, 0x00	; 0
 51e:	90 40       	sbci	r25, 0x00	; 0
 520:	e1 f7       	brne	.-8      	; 0x51a <__stack+0x1b>
 522:	00 c0       	rjmp	.+0      	; 0x524 <__stack+0x25>
 524:	00 00       	nop
	_delay_ms(1000);
	clearPin(buzzer_pin);
 526:	2f 96       	adiw	r28, 0x0f	; 15
 528:	2f ad       	ldd	r18, Y+63	; 0x3f
 52a:	2f 97       	sbiw	r28, 0x0f	; 15
 52c:	60 96       	adiw	r28, 0x10	; 16
 52e:	3f ad       	ldd	r19, Y+63	; 0x3f
 530:	60 97       	sbiw	r28, 0x10	; 16
 532:	61 96       	adiw	r28, 0x11	; 17
 534:	4f ad       	ldd	r20, Y+63	; 0x3f
 536:	61 97       	sbiw	r28, 0x11	; 17
 538:	62 96       	adiw	r28, 0x12	; 18
 53a:	5f ad       	ldd	r21, Y+63	; 0x3f
 53c:	62 97       	sbiw	r28, 0x12	; 18
 53e:	63 96       	adiw	r28, 0x13	; 19
 540:	6f ad       	ldd	r22, Y+63	; 0x3f
 542:	63 97       	sbiw	r28, 0x13	; 19
 544:	64 96       	adiw	r28, 0x14	; 20
 546:	7f ad       	ldd	r23, Y+63	; 0x3f
 548:	64 97       	sbiw	r28, 0x14	; 20
 54a:	65 96       	adiw	r28, 0x15	; 21
 54c:	8f ad       	ldd	r24, Y+63	; 0x3f
 54e:	65 97       	sbiw	r28, 0x15	; 21
 550:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	nRF24_SetRXAddress(0, (uint8_t*) "Nad");
	nRF24_SetTXAddress((uint8_t*)"Odb");
	nRF24_TX_Mode();
	// sygnalziacja zakonczenia konfiguracji
	buzzerPeak(buzzer);
	clearPin(led1);
 554:	29 81       	ldd	r18, Y+1	; 0x01
 556:	3a 81       	ldd	r19, Y+2	; 0x02
 558:	4b 81       	ldd	r20, Y+3	; 0x03
 55a:	5c 81       	ldd	r21, Y+4	; 0x04
 55c:	6d 81       	ldd	r22, Y+5	; 0x05
 55e:	7e 81       	ldd	r23, Y+6	; 0x06
 560:	8f 81       	ldd	r24, Y+7	; 0x07
 562:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
		{
			// todo
			alarmFlag = 0;
		}
		
		for( uint8_t i=0; i<10; i++)
 566:	8e 01       	movw	r16, r28
 568:	0b 5a       	subi	r16, 0xAB	; 171
 56a:	1f 4f       	sbci	r17, 0xFF	; 255
		{
			nRF24_WriteTXPayload(&i);
 56c:	e0 2e       	mov	r14, r16
 56e:	f1 2e       	mov	r15, r17
	clearPin(led1);
	
    /* Replace with your application code */
    while (1) 
    {
		if( 1 == alarmFlag )
 570:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <alarmFlag>
 574:	81 30       	cpi	r24, 0x01	; 1
 576:	49 f5       	brne	.+82     	; 0x5ca <__stack+0xcb>
		{
			// todo
			alarmFlag = 0;
 578:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <alarmFlag>
		}
		
		for( uint8_t i=0; i<10; i++)
 57c:	f8 01       	movw	r30, r16
 57e:	10 82       	st	Z, r1
		{
			nRF24_WriteTXPayload(&i);
 580:	8e 2d       	mov	r24, r14
 582:	9f 2d       	mov	r25, r15
 584:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <nRF24_WriteTXPayload>
 588:	89 ef       	ldi	r24, 0xF9	; 249
 58a:	90 e0       	ldi	r25, 0x00	; 0
 58c:	01 97       	sbiw	r24, 0x01	; 1
 58e:	f1 f7       	brne	.-4      	; 0x58c <__stack+0x8d>
 590:	00 c0       	rjmp	.+0      	; 0x592 <__stack+0x93>
 592:	00 00       	nop
			_delay_ms(1);
			nRF24_WaitTX();
 594:	0e 94 de 05 	call	0xbbc	; 0xbbc <nRF24_WaitTX>
			togglePin(led1);
 598:	29 81       	ldd	r18, Y+1	; 0x01
 59a:	3a 81       	ldd	r19, Y+2	; 0x02
 59c:	4b 81       	ldd	r20, Y+3	; 0x03
 59e:	5c 81       	ldd	r21, Y+4	; 0x04
 5a0:	6d 81       	ldd	r22, Y+5	; 0x05
 5a2:	7e 81       	ldd	r23, Y+6	; 0x06
 5a4:	8f 81       	ldd	r24, Y+7	; 0x07
 5a6:	0e 94 53 00 	call	0xa6	; 0xa6 <togglePin>
 5aa:	9f e3       	ldi	r25, 0x3F	; 63
 5ac:	ed e0       	ldi	r30, 0x0D	; 13
 5ae:	f3 e0       	ldi	r31, 0x03	; 3
 5b0:	91 50       	subi	r25, 0x01	; 1
 5b2:	e0 40       	sbci	r30, 0x00	; 0
 5b4:	f0 40       	sbci	r31, 0x00	; 0
 5b6:	e1 f7       	brne	.-8      	; 0x5b0 <__stack+0xb1>
 5b8:	00 c0       	rjmp	.+0      	; 0x5ba <__stack+0xbb>
 5ba:	00 00       	nop
		{
			// todo
			alarmFlag = 0;
		}
		
		for( uint8_t i=0; i<10; i++)
 5bc:	f8 01       	movw	r30, r16
 5be:	80 81       	ld	r24, Z
 5c0:	8f 5f       	subi	r24, 0xFF	; 255
 5c2:	80 83       	st	Z, r24
 5c4:	8a 30       	cpi	r24, 0x0A	; 10
 5c6:	e0 f2       	brcs	.-72     	; 0x580 <__stack+0x81>
 5c8:	d3 cf       	rjmp	.-90     	; 0x570 <__stack+0x71>
 5ca:	f8 01       	movw	r30, r16
 5cc:	10 82       	st	Z, r1
 5ce:	d8 cf       	rjmp	.-80     	; 0x580 <__stack+0x81>

000005d0 <nRF24_Delay>:
	{
		nrf24_mr_flag = 1;
		status |= (1<<NRF24_MAX_RT); // Interrupt flag clear
		nRF24_WriteStatus(status);
	}
}
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	00 97       	sbiw	r24, 0x00	; 0
 5d4:	69 f0       	breq	.+26     	; 0x5f0 <nRF24_Delay+0x20>
 5d6:	20 e0       	ldi	r18, 0x00	; 0
 5d8:	30 e0       	ldi	r19, 0x00	; 0
 5da:	e9 ef       	ldi	r30, 0xF9	; 249
 5dc:	f0 e0       	ldi	r31, 0x00	; 0
 5de:	31 97       	sbiw	r30, 0x01	; 1
 5e0:	f1 f7       	brne	.-4      	; 0x5de <nRF24_Delay+0xe>
 5e2:	00 c0       	rjmp	.+0      	; 0x5e4 <nRF24_Delay+0x14>
 5e4:	00 00       	nop
 5e6:	2f 5f       	subi	r18, 0xFF	; 255
 5e8:	3f 4f       	sbci	r19, 0xFF	; 255
 5ea:	28 17       	cp	r18, r24
 5ec:	39 07       	cpc	r19, r25
 5ee:	a9 f7       	brne	.-22     	; 0x5da <nRF24_Delay+0xa>
 5f0:	08 95       	ret

000005f2 <nRF24_SendSpi>:
 5f2:	ef 92       	push	r14
 5f4:	ff 92       	push	r15
 5f6:	0f 93       	push	r16
 5f8:	1f 93       	push	r17
 5fa:	e6 2e       	mov	r14, r22
 5fc:	f1 2c       	mov	r15, r1
 5fe:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <nSS>
 602:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <nSS+0x1>
 606:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <nSS+0x2>
 60a:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <nSS+0x3>
 60e:	40 91 89 01 	lds	r20, 0x0189	; 0x800189 <nSS+0x4>
 612:	50 91 8a 01 	lds	r21, 0x018A	; 0x80018a <nSS+0x5>
 616:	60 91 8b 01 	lds	r22, 0x018B	; 0x80018b <nSS+0x6>
 61a:	0e 94 c5 06 	call	0xd8a	; 0xd8a <spiWrite>
 61e:	1f 91       	pop	r17
 620:	0f 91       	pop	r16
 622:	ff 90       	pop	r15
 624:	ef 90       	pop	r14
 626:	08 95       	ret

00000628 <nRF24_WriteRegister>:
 628:	cf 93       	push	r28
 62a:	df 93       	push	r29
 62c:	00 d0       	rcall	.+0      	; 0x62e <nRF24_WriteRegister+0x6>
 62e:	cd b7       	in	r28, 0x3d	; 61
 630:	de b7       	in	r29, 0x3e	; 62
 632:	80 62       	ori	r24, 0x20	; 32
 634:	89 83       	std	Y+1, r24	; 0x01
 636:	6a 83       	std	Y+2, r22	; 0x02
 638:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 63c:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 640:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 644:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 648:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 64c:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 650:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 654:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 658:	62 e0       	ldi	r22, 0x02	; 2
 65a:	ce 01       	movw	r24, r28
 65c:	01 96       	adiw	r24, 0x01	; 1
 65e:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 662:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 666:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 66a:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 66e:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 672:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 676:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 67a:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 67e:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 682:	0f 90       	pop	r0
 684:	0f 90       	pop	r0
 686:	df 91       	pop	r29
 688:	cf 91       	pop	r28
 68a:	08 95       	ret

0000068c <nRF24_WriteRegisters>:
 68c:	ff 92       	push	r15
 68e:	0f 93       	push	r16
 690:	1f 93       	push	r17
 692:	cf 93       	push	r28
 694:	df 93       	push	r29
 696:	1f 92       	push	r1
 698:	cd b7       	in	r28, 0x3d	; 61
 69a:	de b7       	in	r29, 0x3e	; 62
 69c:	8b 01       	movw	r16, r22
 69e:	f4 2e       	mov	r15, r20
 6a0:	80 62       	ori	r24, 0x20	; 32
 6a2:	89 83       	std	Y+1, r24	; 0x01
 6a4:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 6a8:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 6ac:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 6b0:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 6b4:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 6b8:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 6bc:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 6c0:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 6c4:	61 e0       	ldi	r22, 0x01	; 1
 6c6:	ce 01       	movw	r24, r28
 6c8:	01 96       	adiw	r24, 0x01	; 1
 6ca:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 6ce:	6f 2d       	mov	r22, r15
 6d0:	c8 01       	movw	r24, r16
 6d2:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 6d6:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 6da:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 6de:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 6e2:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 6e6:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 6ea:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 6ee:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 6f2:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 6f6:	0f 90       	pop	r0
 6f8:	df 91       	pop	r29
 6fa:	cf 91       	pop	r28
 6fc:	1f 91       	pop	r17
 6fe:	0f 91       	pop	r16
 700:	ff 90       	pop	r15
 702:	08 95       	ret

00000704 <nRF24_ReadRegister>:
 704:	ef 92       	push	r14
 706:	ff 92       	push	r15
 708:	0f 93       	push	r16
 70a:	1f 93       	push	r17
 70c:	cf 93       	push	r28
 70e:	df 93       	push	r29
 710:	00 d0       	rcall	.+0      	; 0x712 <nRF24_ReadRegister+0xe>
 712:	cd b7       	in	r28, 0x3d	; 61
 714:	de b7       	in	r29, 0x3e	; 62
 716:	8a 83       	std	Y+2, r24	; 0x02
 718:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 71c:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 720:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 724:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 728:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 72c:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 730:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 734:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 738:	61 e0       	ldi	r22, 0x01	; 1
 73a:	ce 01       	movw	r24, r28
 73c:	02 96       	adiw	r24, 0x02	; 2
 73e:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 742:	ee 24       	eor	r14, r14
 744:	e3 94       	inc	r14
 746:	f1 2c       	mov	r15, r1
 748:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <nSS>
 74c:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <nSS+0x1>
 750:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <nSS+0x2>
 754:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <nSS+0x3>
 758:	40 91 89 01 	lds	r20, 0x0189	; 0x800189 <nSS+0x4>
 75c:	50 91 8a 01 	lds	r21, 0x018A	; 0x80018a <nSS+0x5>
 760:	60 91 8b 01 	lds	r22, 0x018B	; 0x80018b <nSS+0x6>
 764:	ce 01       	movw	r24, r28
 766:	01 96       	adiw	r24, 0x01	; 1
 768:	0e 94 11 07 	call	0xe22	; 0xe22 <spiRead>
 76c:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 770:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 774:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 778:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 77c:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 780:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 784:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 788:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 78c:	89 81       	ldd	r24, Y+1	; 0x01
 78e:	0f 90       	pop	r0
 790:	0f 90       	pop	r0
 792:	df 91       	pop	r29
 794:	cf 91       	pop	r28
 796:	1f 91       	pop	r17
 798:	0f 91       	pop	r16
 79a:	ff 90       	pop	r15
 79c:	ef 90       	pop	r14
 79e:	08 95       	ret

000007a0 <nRF24_ReadRegisters>:
 7a0:	cf 92       	push	r12
 7a2:	df 92       	push	r13
 7a4:	ef 92       	push	r14
 7a6:	ff 92       	push	r15
 7a8:	0f 93       	push	r16
 7aa:	1f 93       	push	r17
 7ac:	cf 93       	push	r28
 7ae:	df 93       	push	r29
 7b0:	1f 92       	push	r1
 7b2:	cd b7       	in	r28, 0x3d	; 61
 7b4:	de b7       	in	r29, 0x3e	; 62
 7b6:	89 83       	std	Y+1, r24	; 0x01
 7b8:	6b 01       	movw	r12, r22
 7ba:	e4 2e       	mov	r14, r20
 7bc:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 7c0:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 7c4:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 7c8:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 7cc:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 7d0:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 7d4:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 7d8:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 7dc:	61 e0       	ldi	r22, 0x01	; 1
 7de:	ce 01       	movw	r24, r28
 7e0:	01 96       	adiw	r24, 0x01	; 1
 7e2:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 7e6:	f1 2c       	mov	r15, r1
 7e8:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <nSS>
 7ec:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <nSS+0x1>
 7f0:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <nSS+0x2>
 7f4:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <nSS+0x3>
 7f8:	40 91 89 01 	lds	r20, 0x0189	; 0x800189 <nSS+0x4>
 7fc:	50 91 8a 01 	lds	r21, 0x018A	; 0x80018a <nSS+0x5>
 800:	60 91 8b 01 	lds	r22, 0x018B	; 0x80018b <nSS+0x6>
 804:	c6 01       	movw	r24, r12
 806:	0e 94 11 07 	call	0xe22	; 0xe22 <spiRead>
 80a:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 80e:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 812:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 816:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 81a:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 81e:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 822:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 826:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 82a:	0f 90       	pop	r0
 82c:	df 91       	pop	r29
 82e:	cf 91       	pop	r28
 830:	1f 91       	pop	r17
 832:	0f 91       	pop	r16
 834:	ff 90       	pop	r15
 836:	ef 90       	pop	r14
 838:	df 90       	pop	r13
 83a:	cf 90       	pop	r12
 83c:	08 95       	ret

0000083e <nRF24_ReadConfig>:
 83e:	80 e0       	ldi	r24, 0x00	; 0
 840:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 844:	08 95       	ret

00000846 <nRF24_WriteConfig>:
 846:	68 2f       	mov	r22, r24
 848:	80 e0       	ldi	r24, 0x00	; 0
 84a:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 84e:	08 95       	ret

00000850 <nRF24_SetPALevel>:
 850:	cf 93       	push	r28
 852:	c8 2f       	mov	r28, r24
 854:	86 e0       	ldi	r24, 0x06	; 6
 856:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 85a:	6c 2f       	mov	r22, r28
 85c:	66 0f       	add	r22, r22
 85e:	88 7f       	andi	r24, 0xF8	; 248
 860:	68 2b       	or	r22, r24
 862:	86 e0       	ldi	r24, 0x06	; 6
 864:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 868:	cf 91       	pop	r28
 86a:	08 95       	ret

0000086c <nRF24_SetDataRate>:
 86c:	cf 93       	push	r28
 86e:	c8 2f       	mov	r28, r24
 870:	86 e0       	ldi	r24, 0x06	; 6
 872:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 876:	68 2f       	mov	r22, r24
 878:	67 7d       	andi	r22, 0xD7	; 215
 87a:	c2 30       	cpi	r28, 0x02	; 2
 87c:	11 f4       	brne	.+4      	; 0x882 <nRF24_SetDataRate+0x16>
 87e:	60 62       	ori	r22, 0x20	; 32
 880:	03 c0       	rjmp	.+6      	; 0x888 <nRF24_SetDataRate+0x1c>
 882:	c1 30       	cpi	r28, 0x01	; 1
 884:	09 f4       	brne	.+2      	; 0x888 <nRF24_SetDataRate+0x1c>
 886:	68 60       	ori	r22, 0x08	; 8
 888:	86 e0       	ldi	r24, 0x06	; 6
 88a:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 88e:	cf 91       	pop	r28
 890:	08 95       	ret

00000892 <nRF24_ReadStatus>:
 892:	87 e0       	ldi	r24, 0x07	; 7
 894:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 898:	08 95       	ret

0000089a <nRF24_WriteStatus>:
 89a:	68 2f       	mov	r22, r24
 89c:	87 e0       	ldi	r24, 0x07	; 7
 89e:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 8a2:	08 95       	ret

000008a4 <nRF24_FlushRX>:
 8a4:	cf 93       	push	r28
 8a6:	df 93       	push	r29
 8a8:	1f 92       	push	r1
 8aa:	cd b7       	in	r28, 0x3d	; 61
 8ac:	de b7       	in	r29, 0x3e	; 62
 8ae:	82 ee       	ldi	r24, 0xE2	; 226
 8b0:	89 83       	std	Y+1, r24	; 0x01
 8b2:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 8b6:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 8ba:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 8be:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 8c2:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 8c6:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 8ca:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 8ce:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 8d2:	61 e0       	ldi	r22, 0x01	; 1
 8d4:	ce 01       	movw	r24, r28
 8d6:	01 96       	adiw	r24, 0x01	; 1
 8d8:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 8dc:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 8e0:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 8e4:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 8e8:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 8ec:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 8f0:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 8f4:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 8f8:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 8fc:	0f 90       	pop	r0
 8fe:	df 91       	pop	r29
 900:	cf 91       	pop	r28
 902:	08 95       	ret

00000904 <nRF24_FlushTX>:
 904:	cf 93       	push	r28
 906:	df 93       	push	r29
 908:	1f 92       	push	r1
 90a:	cd b7       	in	r28, 0x3d	; 61
 90c:	de b7       	in	r29, 0x3e	; 62
 90e:	81 ee       	ldi	r24, 0xE1	; 225
 910:	89 83       	std	Y+1, r24	; 0x01
 912:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 916:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 91a:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 91e:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 922:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 926:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 92a:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 92e:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 932:	61 e0       	ldi	r22, 0x01	; 1
 934:	ce 01       	movw	r24, r28
 936:	01 96       	adiw	r24, 0x01	; 1
 938:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24_SendSpi>
 93c:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 940:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 944:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 948:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 94c:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 950:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 954:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 958:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 95c:	0f 90       	pop	r0
 95e:	df 91       	pop	r29
 960:	cf 91       	pop	r28
 962:	08 95       	ret

00000964 <nRF24_TX_Mode>:
 964:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <CE>
 968:	30 91 7f 01 	lds	r19, 0x017F	; 0x80017f <CE+0x1>
 96c:	40 91 80 01 	lds	r20, 0x0180	; 0x800180 <CE+0x2>
 970:	50 91 81 01 	lds	r21, 0x0181	; 0x800181 <CE+0x3>
 974:	60 91 82 01 	lds	r22, 0x0182	; 0x800182 <CE+0x4>
 978:	70 91 83 01 	lds	r23, 0x0183	; 0x800183 <CE+0x5>
 97c:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <CE+0x6>
 980:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 984:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 988:	8e 7f       	andi	r24, 0xFE	; 254
 98a:	82 60       	ori	r24, 0x02	; 2
 98c:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 990:	80 e7       	ldi	r24, 0x70	; 112
 992:	0e 94 4d 04 	call	0x89a	; 0x89a <nRF24_WriteStatus>
 996:	0e 94 52 04 	call	0x8a4	; 0x8a4 <nRF24_FlushRX>
 99a:	0e 94 82 04 	call	0x904	; 0x904 <nRF24_FlushTX>
 99e:	81 e0       	ldi	r24, 0x01	; 1
 9a0:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>
 9a4:	08 95       	ret

000009a6 <nRF24_EnableCRC>:
 9a6:	cf 93       	push	r28
 9a8:	c8 2f       	mov	r28, r24
 9aa:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 9ae:	cc 23       	and	r28, r28
 9b0:	11 f0       	breq	.+4      	; 0x9b6 <nRF24_EnableCRC+0x10>
 9b2:	88 60       	ori	r24, 0x08	; 8
 9b4:	01 c0       	rjmp	.+2      	; 0x9b8 <nRF24_EnableCRC+0x12>
 9b6:	87 7f       	andi	r24, 0xF7	; 247
 9b8:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 9bc:	cf 91       	pop	r28
 9be:	08 95       	ret

000009c0 <nRF24_SetCRCLength>:
 9c0:	cf 93       	push	r28
 9c2:	c8 2f       	mov	r28, r24
 9c4:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 9c8:	c1 30       	cpi	r28, 0x01	; 1
 9ca:	11 f4       	brne	.+4      	; 0x9d0 <nRF24_SetCRCLength+0x10>
 9cc:	84 60       	ori	r24, 0x04	; 4
 9ce:	01 c0       	rjmp	.+2      	; 0x9d2 <nRF24_SetCRCLength+0x12>
 9d0:	8b 7f       	andi	r24, 0xFB	; 251
 9d2:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 9d6:	cf 91       	pop	r28
 9d8:	08 95       	ret

000009da <nRF24_SetRFChannel>:
 9da:	68 2f       	mov	r22, r24
 9dc:	6f 77       	andi	r22, 0x7F	; 127
 9de:	85 e0       	ldi	r24, 0x05	; 5
 9e0:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 9e4:	08 95       	ret

000009e6 <nRF24_SetPayloadSize>:
 9e6:	6f 73       	andi	r22, 0x3F	; 63
 9e8:	86 30       	cpi	r24, 0x06	; 6
 9ea:	08 f0       	brcs	.+2      	; 0x9ee <nRF24_SetPayloadSize+0x8>
 9ec:	85 e0       	ldi	r24, 0x05	; 5
 9ee:	8f 5e       	subi	r24, 0xEF	; 239
 9f0:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 9f4:	08 95       	ret

000009f6 <nRF24_EnablePipe>:
 9f6:	cf 93       	push	r28
 9f8:	df 93       	push	r29
 9fa:	d6 2f       	mov	r29, r22
 9fc:	c8 2f       	mov	r28, r24
 9fe:	86 30       	cpi	r24, 0x06	; 6
 a00:	08 f0       	brcs	.+2      	; 0xa04 <nRF24_EnablePipe+0xe>
 a02:	c5 e0       	ldi	r28, 0x05	; 5
 a04:	82 e0       	ldi	r24, 0x02	; 2
 a06:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 a0a:	d1 30       	cpi	r29, 0x01	; 1
 a0c:	51 f4       	brne	.+20     	; 0xa22 <nRF24_EnablePipe+0x2c>
 a0e:	21 e0       	ldi	r18, 0x01	; 1
 a10:	30 e0       	ldi	r19, 0x00	; 0
 a12:	02 c0       	rjmp	.+4      	; 0xa18 <nRF24_EnablePipe+0x22>
 a14:	22 0f       	add	r18, r18
 a16:	33 1f       	adc	r19, r19
 a18:	ca 95       	dec	r28
 a1a:	e2 f7       	brpl	.-8      	; 0xa14 <nRF24_EnablePipe+0x1e>
 a1c:	68 2f       	mov	r22, r24
 a1e:	62 2b       	or	r22, r18
 a20:	0a c0       	rjmp	.+20     	; 0xa36 <nRF24_EnablePipe+0x40>
 a22:	21 e0       	ldi	r18, 0x01	; 1
 a24:	30 e0       	ldi	r19, 0x00	; 0
 a26:	02 c0       	rjmp	.+4      	; 0xa2c <nRF24_EnablePipe+0x36>
 a28:	22 0f       	add	r18, r18
 a2a:	33 1f       	adc	r19, r19
 a2c:	ca 95       	dec	r28
 a2e:	e2 f7       	brpl	.-8      	; 0xa28 <nRF24_EnablePipe+0x32>
 a30:	20 95       	com	r18
 a32:	62 2f       	mov	r22, r18
 a34:	68 23       	and	r22, r24
 a36:	82 e0       	ldi	r24, 0x02	; 2
 a38:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 a3c:	df 91       	pop	r29
 a3e:	cf 91       	pop	r28
 a40:	08 95       	ret

00000a42 <nRF24_AutoACK>:
 a42:	cf 93       	push	r28
 a44:	df 93       	push	r29
 a46:	d6 2f       	mov	r29, r22
 a48:	c8 2f       	mov	r28, r24
 a4a:	86 30       	cpi	r24, 0x06	; 6
 a4c:	08 f0       	brcs	.+2      	; 0xa50 <nRF24_AutoACK+0xe>
 a4e:	c5 e0       	ldi	r28, 0x05	; 5
 a50:	81 e0       	ldi	r24, 0x01	; 1
 a52:	0e 94 82 03 	call	0x704	; 0x704 <nRF24_ReadRegister>
 a56:	d1 30       	cpi	r29, 0x01	; 1
 a58:	51 f4       	brne	.+20     	; 0xa6e <nRF24_AutoACK+0x2c>
 a5a:	21 e0       	ldi	r18, 0x01	; 1
 a5c:	30 e0       	ldi	r19, 0x00	; 0
 a5e:	02 c0       	rjmp	.+4      	; 0xa64 <nRF24_AutoACK+0x22>
 a60:	22 0f       	add	r18, r18
 a62:	33 1f       	adc	r19, r19
 a64:	ca 95       	dec	r28
 a66:	e2 f7       	brpl	.-8      	; 0xa60 <nRF24_AutoACK+0x1e>
 a68:	68 2f       	mov	r22, r24
 a6a:	62 2b       	or	r22, r18
 a6c:	0a c0       	rjmp	.+20     	; 0xa82 <nRF24_AutoACK+0x40>
 a6e:	21 e0       	ldi	r18, 0x01	; 1
 a70:	30 e0       	ldi	r19, 0x00	; 0
 a72:	02 c0       	rjmp	.+4      	; 0xa78 <nRF24_AutoACK+0x36>
 a74:	22 0f       	add	r18, r18
 a76:	33 1f       	adc	r19, r19
 a78:	ca 95       	dec	r28
 a7a:	e2 f7       	brpl	.-8      	; 0xa74 <nRF24_AutoACK+0x32>
 a7c:	20 95       	com	r18
 a7e:	62 2f       	mov	r22, r18
 a80:	68 23       	and	r22, r24
 a82:	81 e0       	ldi	r24, 0x01	; 1
 a84:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 a88:	df 91       	pop	r29
 a8a:	cf 91       	pop	r28
 a8c:	08 95       	ret

00000a8e <nRF24_SetAddressWidth>:
 a8e:	86 30       	cpi	r24, 0x06	; 6
 a90:	08 f0       	brcs	.+2      	; 0xa94 <nRF24_SetAddressWidth+0x6>
 a92:	85 e0       	ldi	r24, 0x05	; 5
 a94:	83 30       	cpi	r24, 0x03	; 3
 a96:	08 f4       	brcc	.+2      	; 0xa9a <nRF24_SetAddressWidth+0xc>
 a98:	83 e0       	ldi	r24, 0x03	; 3
 a9a:	82 50       	subi	r24, 0x02	; 2
 a9c:	68 2f       	mov	r22, r24
 a9e:	63 70       	andi	r22, 0x03	; 3
 aa0:	83 e0       	ldi	r24, 0x03	; 3
 aa2:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 aa6:	08 95       	ret

00000aa8 <nRF24_SetRXAddress>:
 aa8:	cf 93       	push	r28
 aaa:	df 93       	push	r29
 aac:	00 d0       	rcall	.+0      	; 0xaae <nRF24_SetRXAddress+0x6>
 aae:	1f 92       	push	r1
 ab0:	cd b7       	in	r28, 0x3d	; 61
 ab2:	de b7       	in	r29, 0x3e	; 62
 ab4:	82 30       	cpi	r24, 0x02	; 2
 ab6:	78 f4       	brcc	.+30     	; 0xad6 <nRF24_SetRXAddress+0x2e>
 ab8:	fb 01       	movw	r30, r22
 aba:	90 81       	ld	r25, Z
 abc:	9b 83       	std	Y+3, r25	; 0x03
 abe:	91 81       	ldd	r25, Z+1	; 0x01
 ac0:	9a 83       	std	Y+2, r25	; 0x02
 ac2:	92 81       	ldd	r25, Z+2	; 0x02
 ac4:	99 83       	std	Y+1, r25	; 0x01
 ac6:	43 e0       	ldi	r20, 0x03	; 3
 ac8:	be 01       	movw	r22, r28
 aca:	6f 5f       	subi	r22, 0xFF	; 255
 acc:	7f 4f       	sbci	r23, 0xFF	; 255
 ace:	86 5f       	subi	r24, 0xF6	; 246
 ad0:	0e 94 46 03 	call	0x68c	; 0x68c <nRF24_WriteRegisters>
 ad4:	05 c0       	rjmp	.+10     	; 0xae0 <nRF24_SetRXAddress+0x38>
 ad6:	fb 01       	movw	r30, r22
 ad8:	62 81       	ldd	r22, Z+2	; 0x02
 ada:	86 5f       	subi	r24, 0xF6	; 246
 adc:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
 ae0:	0f 90       	pop	r0
 ae2:	0f 90       	pop	r0
 ae4:	0f 90       	pop	r0
 ae6:	df 91       	pop	r29
 ae8:	cf 91       	pop	r28
 aea:	08 95       	ret

00000aec <nRF24_SetTXAddress>:
 aec:	0f 93       	push	r16
 aee:	1f 93       	push	r17
 af0:	cf 93       	push	r28
 af2:	df 93       	push	r29
 af4:	00 d0       	rcall	.+0      	; 0xaf6 <nRF24_SetTXAddress+0xa>
 af6:	1f 92       	push	r1
 af8:	cd b7       	in	r28, 0x3d	; 61
 afa:	de b7       	in	r29, 0x3e	; 62
 afc:	8c 01       	movw	r16, r24
 afe:	43 e0       	ldi	r20, 0x03	; 3
 b00:	be 01       	movw	r22, r28
 b02:	6f 5f       	subi	r22, 0xFF	; 255
 b04:	7f 4f       	sbci	r23, 0xFF	; 255
 b06:	8a e0       	ldi	r24, 0x0A	; 10
 b08:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <nRF24_ReadRegisters>
 b0c:	ec e8       	ldi	r30, 0x8C	; 140
 b0e:	f1 e0       	ldi	r31, 0x01	; 1
 b10:	89 81       	ldd	r24, Y+1	; 0x01
 b12:	82 83       	std	Z+2, r24	; 0x02
 b14:	8a 81       	ldd	r24, Y+2	; 0x02
 b16:	81 83       	std	Z+1, r24	; 0x01
 b18:	8b 81       	ldd	r24, Y+3	; 0x03
 b1a:	80 83       	st	Z, r24
 b1c:	f8 01       	movw	r30, r16
 b1e:	80 81       	ld	r24, Z
 b20:	8b 83       	std	Y+3, r24	; 0x03
 b22:	81 81       	ldd	r24, Z+1	; 0x01
 b24:	8a 83       	std	Y+2, r24	; 0x02
 b26:	82 81       	ldd	r24, Z+2	; 0x02
 b28:	89 83       	std	Y+1, r24	; 0x01
 b2a:	43 e0       	ldi	r20, 0x03	; 3
 b2c:	be 01       	movw	r22, r28
 b2e:	6f 5f       	subi	r22, 0xFF	; 255
 b30:	7f 4f       	sbci	r23, 0xFF	; 255
 b32:	8a e0       	ldi	r24, 0x0A	; 10
 b34:	0e 94 46 03 	call	0x68c	; 0x68c <nRF24_WriteRegisters>
 b38:	43 e0       	ldi	r20, 0x03	; 3
 b3a:	be 01       	movw	r22, r28
 b3c:	6f 5f       	subi	r22, 0xFF	; 255
 b3e:	7f 4f       	sbci	r23, 0xFF	; 255
 b40:	80 e1       	ldi	r24, 0x10	; 16
 b42:	0e 94 46 03 	call	0x68c	; 0x68c <nRF24_WriteRegisters>
 b46:	0f 90       	pop	r0
 b48:	0f 90       	pop	r0
 b4a:	0f 90       	pop	r0
 b4c:	df 91       	pop	r29
 b4e:	cf 91       	pop	r28
 b50:	1f 91       	pop	r17
 b52:	0f 91       	pop	r16
 b54:	08 95       	ret

00000b56 <nRF24_ClearInterrupts>:
 b56:	0e 94 49 04 	call	0x892	; 0x892 <nRF24_ReadStatus>
 b5a:	80 67       	ori	r24, 0x70	; 112
 b5c:	0e 94 4d 04 	call	0x89a	; 0x89a <nRF24_WriteStatus>
 b60:	08 95       	ret

00000b62 <nRF24_EnableRXDataReadyIRQ>:
 b62:	cf 93       	push	r28
 b64:	c8 2f       	mov	r28, r24
 b66:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 b6a:	c1 11       	cpse	r28, r1
 b6c:	02 c0       	rjmp	.+4      	; 0xb72 <nRF24_EnableRXDataReadyIRQ+0x10>
 b6e:	80 64       	ori	r24, 0x40	; 64
 b70:	01 c0       	rjmp	.+2      	; 0xb74 <nRF24_EnableRXDataReadyIRQ+0x12>
 b72:	8f 7b       	andi	r24, 0xBF	; 191
 b74:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 b78:	cf 91       	pop	r28
 b7a:	08 95       	ret

00000b7c <nRF24_EnableTXDataSentIRQ>:
 b7c:	cf 93       	push	r28
 b7e:	c8 2f       	mov	r28, r24
 b80:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 b84:	c1 11       	cpse	r28, r1
 b86:	02 c0       	rjmp	.+4      	; 0xb8c <nRF24_EnableTXDataSentIRQ+0x10>
 b88:	80 62       	ori	r24, 0x20	; 32
 b8a:	01 c0       	rjmp	.+2      	; 0xb8e <nRF24_EnableTXDataSentIRQ+0x12>
 b8c:	8f 7d       	andi	r24, 0xDF	; 223
 b8e:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 b92:	cf 91       	pop	r28
 b94:	08 95       	ret

00000b96 <nRF24_EnableMaxRetransmitIRQ>:
 b96:	cf 93       	push	r28
 b98:	c8 2f       	mov	r28, r24
 b9a:	0e 94 1f 04 	call	0x83e	; 0x83e <nRF24_ReadConfig>
 b9e:	c1 11       	cpse	r28, r1
 ba0:	02 c0       	rjmp	.+4      	; 0xba6 <nRF24_EnableMaxRetransmitIRQ+0x10>
 ba2:	80 61       	ori	r24, 0x10	; 16
 ba4:	01 c0       	rjmp	.+2      	; 0xba8 <nRF24_EnableMaxRetransmitIRQ+0x12>
 ba6:	8f 7e       	andi	r24, 0xEF	; 239
 ba8:	0e 94 23 04 	call	0x846	; 0x846 <nRF24_WriteConfig>
 bac:	cf 91       	pop	r28
 bae:	08 95       	ret

00000bb0 <nRF24_WriteTXPayload>:
 bb0:	41 e0       	ldi	r20, 0x01	; 1
 bb2:	bc 01       	movw	r22, r24
 bb4:	80 ea       	ldi	r24, 0xA0	; 160
 bb6:	0e 94 46 03 	call	0x68c	; 0x68c <nRF24_WriteRegisters>
 bba:	08 95       	ret

00000bbc <nRF24_WaitTX>:
 bbc:	cf 93       	push	r28
 bbe:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <CE>
 bc2:	30 91 7f 01 	lds	r19, 0x017F	; 0x80017f <CE+0x1>
 bc6:	40 91 80 01 	lds	r20, 0x0180	; 0x800180 <CE+0x2>
 bca:	50 91 81 01 	lds	r21, 0x0181	; 0x800181 <CE+0x3>
 bce:	60 91 82 01 	lds	r22, 0x0182	; 0x800182 <CE+0x4>
 bd2:	70 91 83 01 	lds	r23, 0x0183	; 0x800183 <CE+0x5>
 bd6:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <CE+0x6>
 bda:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 bde:	81 e0       	ldi	r24, 0x01	; 1
 be0:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>
 be4:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <CE>
 be8:	30 91 7f 01 	lds	r19, 0x017F	; 0x80017f <CE+0x1>
 bec:	40 91 80 01 	lds	r20, 0x0180	; 0x800180 <CE+0x2>
 bf0:	50 91 81 01 	lds	r21, 0x0181	; 0x800181 <CE+0x3>
 bf4:	60 91 82 01 	lds	r22, 0x0182	; 0x800182 <CE+0x4>
 bf8:	70 91 83 01 	lds	r23, 0x0183	; 0x800183 <CE+0x5>
 bfc:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <CE+0x6>
 c00:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 c04:	84 e6       	ldi	r24, 0x64	; 100
 c06:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>
 c0a:	0e 94 49 04 	call	0x892	; 0x892 <nRF24_ReadStatus>
 c0e:	c8 2f       	mov	r28, r24
 c10:	84 e6       	ldi	r24, 0x64	; 100
 c12:	91 e0       	ldi	r25, 0x01	; 1
 c14:	0e 94 79 07 	call	0xef2	; 0xef2 <uartSendString>
 c18:	8c 2f       	mov	r24, r28
 c1a:	0e 94 88 07 	call	0xf10	; 0xf10 <uartSendHex>
 c1e:	89 e5       	ldi	r24, 0x59	; 89
 c20:	91 e0       	ldi	r25, 0x01	; 1
 c22:	0e 94 79 07 	call	0xef2	; 0xef2 <uartSendString>
 c26:	c0 73       	andi	r28, 0x30	; 48
 c28:	69 f3       	breq	.-38     	; 0xc04 <nRF24_WaitTX+0x48>
 c2a:	cf 91       	pop	r28
 c2c:	08 95       	ret

00000c2e <nRF24_Init>:

void nRF24_Init(gpioPin_t nSS_pin, gpioPin_t CE_pin)
{
 c2e:	af 92       	push	r10
 c30:	bf 92       	push	r11
 c32:	cf 92       	push	r12
 c34:	df 92       	push	r13
 c36:	ef 92       	push	r14
 c38:	ff 92       	push	r15
 c3a:	0f 93       	push	r16
 c3c:	cf 93       	push	r28
 c3e:	df 93       	push	r29
 c40:	cd b7       	in	r28, 0x3d	; 61
 c42:	de b7       	in	r29, 0x3e	; 62
 c44:	2e 97       	sbiw	r28, 0x0e	; 14
 c46:	0f b6       	in	r0, 0x3f	; 63
 c48:	f8 94       	cli
 c4a:	de bf       	out	0x3e, r29	; 62
 c4c:	0f be       	out	0x3f, r0	; 63
 c4e:	cd bf       	out	0x3d, r28	; 61
 c50:	29 83       	std	Y+1, r18	; 0x01
 c52:	3a 83       	std	Y+2, r19	; 0x02
 c54:	4b 83       	std	Y+3, r20	; 0x03
 c56:	5c 83       	std	Y+4, r21	; 0x04
 c58:	6d 83       	std	Y+5, r22	; 0x05
 c5a:	7e 83       	std	Y+6, r23	; 0x06
 c5c:	8f 83       	std	Y+7, r24	; 0x07
 c5e:	a8 86       	std	Y+8, r10	; 0x08
 c60:	b9 86       	std	Y+9, r11	; 0x09
 c62:	ca 86       	std	Y+10, r12	; 0x0a
 c64:	db 86       	std	Y+11, r13	; 0x0b
 c66:	ec 86       	std	Y+12, r14	; 0x0c
 c68:	fd 86       	std	Y+13, r15	; 0x0d
 c6a:	0e 87       	std	Y+14, r16	; 0x0e
	nSS = nSS_pin;
 c6c:	87 e0       	ldi	r24, 0x07	; 7
 c6e:	fe 01       	movw	r30, r28
 c70:	31 96       	adiw	r30, 0x01	; 1
 c72:	a5 e8       	ldi	r26, 0x85	; 133
 c74:	b1 e0       	ldi	r27, 0x01	; 1
 c76:	01 90       	ld	r0, Z+
 c78:	0d 92       	st	X+, r0
 c7a:	8a 95       	dec	r24
 c7c:	e1 f7       	brne	.-8      	; 0xc76 <nRF24_Init+0x48>
	CE = CE_pin;
 c7e:	87 e0       	ldi	r24, 0x07	; 7
 c80:	fe 01       	movw	r30, r28
 c82:	38 96       	adiw	r30, 0x08	; 8
 c84:	ae e7       	ldi	r26, 0x7E	; 126
 c86:	b1 e0       	ldi	r27, 0x01	; 1
 c88:	01 90       	ld	r0, Z+
 c8a:	0d 92       	st	X+, r0
 c8c:	8a 95       	dec	r24
 c8e:	e1 f7       	brne	.-8      	; 0xc88 <nRF24_Init+0x5a>
	// inicjalizacja SPI
	spiInit();
 c90:	0e 94 b4 06 	call	0xd68	; 0xd68 <spiInit>

	NRF24_CE_LOW;
 c94:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <CE>
 c98:	30 91 7f 01 	lds	r19, 0x017F	; 0x80017f <CE+0x1>
 c9c:	40 91 80 01 	lds	r20, 0x0180	; 0x800180 <CE+0x2>
 ca0:	50 91 81 01 	lds	r21, 0x0181	; 0x800181 <CE+0x3>
 ca4:	60 91 82 01 	lds	r22, 0x0182	; 0x800182 <CE+0x4>
 ca8:	70 91 83 01 	lds	r23, 0x0183	; 0x800183 <CE+0x5>
 cac:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <CE+0x6>
 cb0:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	NRF24_CSN_HIGH;
 cb4:	20 91 85 01 	lds	r18, 0x0185	; 0x800185 <nSS>
 cb8:	30 91 86 01 	lds	r19, 0x0186	; 0x800186 <nSS+0x1>
 cbc:	40 91 87 01 	lds	r20, 0x0187	; 0x800187 <nSS+0x2>
 cc0:	50 91 88 01 	lds	r21, 0x0188	; 0x800188 <nSS+0x3>
 cc4:	60 91 89 01 	lds	r22, 0x0189	; 0x800189 <nSS+0x4>
 cc8:	70 91 8a 01 	lds	r23, 0x018A	; 0x80018a <nSS+0x5>
 ccc:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <nSS+0x6>
 cd0:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>

	nRF24_Delay(5); // Wait for radio power up
 cd4:	85 e0       	ldi	r24, 0x05	; 5
 cd6:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 cda:	83 e0       	ldi	r24, 0x03	; 3
 cdc:	0e 94 28 04 	call	0x850	; 0x850 <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 ce0:	82 e0       	ldi	r24, 0x02	; 2
 ce2:	0e 94 36 04 	call	0x86c	; 0x86c <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 ce6:	81 e0       	ldi	r24, 0x01	; 1
 ce8:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 cec:	80 e0       	ldi	r24, 0x00	; 0
 cee:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <nRF24_SetCRCLength>
}

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 cf2:	67 e4       	ldi	r22, 0x47	; 71
 cf4:	84 e0       	ldi	r24, 0x04	; 4
 cf6:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
	nRF24_EnableCRC(1); // Enable CRC
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
 cfa:	60 e0       	ldi	r22, 0x00	; 0
 cfc:	8c e1       	ldi	r24, 0x1C	; 28
 cfe:	0e 94 14 03 	call	0x628	; 0x628 <nRF24_WriteRegister>
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 d02:	8a e0       	ldi	r24, 0x0A	; 10
 d04:	0e 94 ed 04 	call	0x9da	; 0x9da <nRF24_SetRFChannel>
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
 d08:	61 e0       	ldi	r22, 0x01	; 1
 d0a:	80 e0       	ldi	r24, 0x00	; 0
 d0c:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <nRF24_SetPayloadSize>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 d10:	61 e0       	ldi	r22, 0x01	; 1
 d12:	80 e0       	ldi	r24, 0x00	; 0
 d14:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 d18:	61 e0       	ldi	r22, 0x01	; 1
 d1a:	80 e0       	ldi	r24, 0x00	; 0
 d1c:	0e 94 21 05 	call	0xa42	; 0xa42 <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 d20:	83 e0       	ldi	r24, 0x03	; 3
 d22:	0e 94 47 05 	call	0xa8e	; 0xa8e <nRF24_SetAddressWidth>

	nRF24_Delay(20);
 d26:	84 e1       	ldi	r24, 0x14	; 20
 d28:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>

	nRF24_EnableRXDataReadyIRQ(0);
 d2c:	80 e0       	ldi	r24, 0x00	; 0
 d2e:	0e 94 b1 05 	call	0xb62	; 0xb62 <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(0);
 d32:	80 e0       	ldi	r24, 0x00	; 0
 d34:	0e 94 be 05 	call	0xb7c	; 0xb7c <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(0);
 d38:	80 e0       	ldi	r24, 0x00	; 0
 d3a:	0e 94 cb 05 	call	0xb96	; 0xb96 <nRF24_EnableMaxRetransmitIRQ>

	nRF24_Delay(20);
 d3e:	84 e1       	ldi	r24, 0x14	; 20
 d40:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_Delay>

	nRF24_ClearInterrupts();
 d44:	0e 94 ab 05 	call	0xb56	; 0xb56 <nRF24_ClearInterrupts>
}
 d48:	2e 96       	adiw	r28, 0x0e	; 14
 d4a:	0f b6       	in	r0, 0x3f	; 63
 d4c:	f8 94       	cli
 d4e:	de bf       	out	0x3e, r29	; 62
 d50:	0f be       	out	0x3f, r0	; 63
 d52:	cd bf       	out	0x3d, r28	; 61
 d54:	df 91       	pop	r29
 d56:	cf 91       	pop	r28
 d58:	0f 91       	pop	r16
 d5a:	ff 90       	pop	r15
 d5c:	ef 90       	pop	r14
 d5e:	df 90       	pop	r13
 d60:	cf 90       	pop	r12
 d62:	bf 90       	pop	r11
 d64:	af 90       	pop	r10
 d66:	08 95       	ret

00000d68 <spiInit>:
#include "SPI.h"

void spiInit(void) //SPI initialization
{
	//TODO
	SPI_DDR |= (1<<MOSI)|(1<<SCK)|(1<<SS);
 d68:	84 b1       	in	r24, 0x04	; 4
 d6a:	8c 62       	ori	r24, 0x2C	; 44
 d6c:	84 b9       	out	0x04, r24	; 4
	SET_SS;//high state on SS line
 d6e:	2a 9a       	sbi	0x05, 2	; 5
	SPCR &= ~( SPI_SPCR_CPOL | SPI_SPCR_CPHA | SPI_SPCR_DORD ) ;// MSB first, CPOL=0, CPHA=0
 d70:	8c b5       	in	r24, 0x2c	; 44
 d72:	83 7d       	andi	r24, 0xD3	; 211
 d74:	8c bd       	out	0x2c, r24	; 44
	SPCR |= SPI_SPCR_MSTR | SPI_SPCR_SPE;
 d76:	8c b5       	in	r24, 0x2c	; 44
 d78:	80 65       	ori	r24, 0x50	; 80
 d7a:	8c bd       	out	0x2c, r24	; 44
 d7c:	08 95       	ret

00000d7e <spiTransreceive>:


uint8_t spiTransreceive(uint8_t data)
{
	//transmit and/or receive 1 byte of data
	SPDR = data;
 d7e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 d80:	0d b4       	in	r0, 0x2d	; 45
 d82:	07 fe       	sbrs	r0, 7
 d84:	fd cf       	rjmp	.-6      	; 0xd80 <spiTransreceive+0x2>
	return SPDR;
 d86:	8e b5       	in	r24, 0x2e	; 46
	
}
 d88:	08 95       	ret

00000d8a <spiWrite>:
void spiWrite( uint8_t* data, gpioPin_t nSS,int N )// writing data to SPI
{
 d8a:	cf 92       	push	r12
 d8c:	df 92       	push	r13
 d8e:	ef 92       	push	r14
 d90:	ff 92       	push	r15
 d92:	0f 93       	push	r16
 d94:	1f 93       	push	r17
 d96:	cf 93       	push	r28
 d98:	df 93       	push	r29
 d9a:	cd b7       	in	r28, 0x3d	; 61
 d9c:	de b7       	in	r29, 0x3e	; 62
 d9e:	27 97       	sbiw	r28, 0x07	; 7
 da0:	0f b6       	in	r0, 0x3f	; 63
 da2:	f8 94       	cli
 da4:	de bf       	out	0x3e, r29	; 62
 da6:	0f be       	out	0x3f, r0	; 63
 da8:	cd bf       	out	0x3d, r28	; 61
 daa:	6c 01       	movw	r12, r24
 dac:	09 83       	std	Y+1, r16	; 0x01
 dae:	1a 83       	std	Y+2, r17	; 0x02
 db0:	f2 2f       	mov	r31, r18
 db2:	2b 83       	std	Y+3, r18	; 0x03
 db4:	e3 2f       	mov	r30, r19
 db6:	3c 83       	std	Y+4, r19	; 0x04
 db8:	94 2f       	mov	r25, r20
 dba:	4d 83       	std	Y+5, r20	; 0x05
 dbc:	75 2f       	mov	r23, r21
 dbe:	5e 83       	std	Y+6, r21	; 0x06
 dc0:	86 2f       	mov	r24, r22
 dc2:	6f 83       	std	Y+7, r22	; 0x07
	clearPin(nSS);
 dc4:	20 2f       	mov	r18, r16
 dc6:	31 2f       	mov	r19, r17
 dc8:	4f 2f       	mov	r20, r31
 dca:	5e 2f       	mov	r21, r30
 dcc:	69 2f       	mov	r22, r25
 dce:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	for (uint8_t it=0;it<N;++it)
 dd2:	1e 14       	cp	r1, r14
 dd4:	1f 04       	cpc	r1, r15
 dd6:	6c f4       	brge	.+26     	; 0xdf2 <spiWrite+0x68>
 dd8:	10 e0       	ldi	r17, 0x00	; 0
	{
		spiTransreceive(data[it]);
 dda:	f6 01       	movw	r30, r12
 ddc:	e1 0f       	add	r30, r17
 dde:	f1 1d       	adc	r31, r1
 de0:	80 81       	ld	r24, Z
 de2:	0e 94 bf 06 	call	0xd7e	; 0xd7e <spiTransreceive>
	
}
void spiWrite( uint8_t* data, gpioPin_t nSS,int N )// writing data to SPI
{
	clearPin(nSS);
	for (uint8_t it=0;it<N;++it)
 de6:	1f 5f       	subi	r17, 0xFF	; 255
 de8:	81 2f       	mov	r24, r17
 dea:	90 e0       	ldi	r25, 0x00	; 0
 dec:	8e 15       	cp	r24, r14
 dee:	9f 05       	cpc	r25, r15
 df0:	a4 f3       	brlt	.-24     	; 0xdda <spiWrite+0x50>
	{
		spiTransreceive(data[it]);
	}
	setPin(nSS);
 df2:	29 81       	ldd	r18, Y+1	; 0x01
 df4:	3a 81       	ldd	r19, Y+2	; 0x02
 df6:	4b 81       	ldd	r20, Y+3	; 0x03
 df8:	5c 81       	ldd	r21, Y+4	; 0x04
 dfa:	6d 81       	ldd	r22, Y+5	; 0x05
 dfc:	7e 81       	ldd	r23, Y+6	; 0x06
 dfe:	8f 81       	ldd	r24, Y+7	; 0x07
 e00:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
}
 e04:	27 96       	adiw	r28, 0x07	; 7
 e06:	0f b6       	in	r0, 0x3f	; 63
 e08:	f8 94       	cli
 e0a:	de bf       	out	0x3e, r29	; 62
 e0c:	0f be       	out	0x3f, r0	; 63
 e0e:	cd bf       	out	0x3d, r28	; 61
 e10:	df 91       	pop	r29
 e12:	cf 91       	pop	r28
 e14:	1f 91       	pop	r17
 e16:	0f 91       	pop	r16
 e18:	ff 90       	pop	r15
 e1a:	ef 90       	pop	r14
 e1c:	df 90       	pop	r13
 e1e:	cf 90       	pop	r12
 e20:	08 95       	ret

00000e22 <spiRead>:

void spiRead(  uint8_t* data, gpioPin_t nSS,int N )// reading data from SPI
{
 e22:	af 92       	push	r10
 e24:	bf 92       	push	r11
 e26:	cf 92       	push	r12
 e28:	df 92       	push	r13
 e2a:	ef 92       	push	r14
 e2c:	ff 92       	push	r15
 e2e:	0f 93       	push	r16
 e30:	1f 93       	push	r17
 e32:	cf 93       	push	r28
 e34:	df 93       	push	r29
 e36:	cd b7       	in	r28, 0x3d	; 61
 e38:	de b7       	in	r29, 0x3e	; 62
 e3a:	27 97       	sbiw	r28, 0x07	; 7
 e3c:	0f b6       	in	r0, 0x3f	; 63
 e3e:	f8 94       	cli
 e40:	de bf       	out	0x3e, r29	; 62
 e42:	0f be       	out	0x3f, r0	; 63
 e44:	cd bf       	out	0x3d, r28	; 61
 e46:	5c 01       	movw	r10, r24
 e48:	09 83       	std	Y+1, r16	; 0x01
 e4a:	1a 83       	std	Y+2, r17	; 0x02
 e4c:	f2 2f       	mov	r31, r18
 e4e:	2b 83       	std	Y+3, r18	; 0x03
 e50:	e3 2f       	mov	r30, r19
 e52:	3c 83       	std	Y+4, r19	; 0x04
 e54:	94 2f       	mov	r25, r20
 e56:	4d 83       	std	Y+5, r20	; 0x05
 e58:	75 2f       	mov	r23, r21
 e5a:	5e 83       	std	Y+6, r21	; 0x06
 e5c:	86 2f       	mov	r24, r22
 e5e:	6f 83       	std	Y+7, r22	; 0x07
	clearPin(nSS);
 e60:	20 2f       	mov	r18, r16
 e62:	31 2f       	mov	r19, r17
 e64:	4f 2f       	mov	r20, r31
 e66:	5e 2f       	mov	r21, r30
 e68:	69 2f       	mov	r22, r25
 e6a:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	for (uint8_t it=0;it<N;++it)
 e6e:	1e 14       	cp	r1, r14
 e70:	1f 04       	cpc	r1, r15
 e72:	7c f4       	brge	.+30     	; 0xe92 <spiRead+0x70>
 e74:	10 e0       	ldi	r17, 0x00	; 0
	{
		data[it] = spiTransreceive(0x00);
 e76:	65 01       	movw	r12, r10
 e78:	c1 0e       	add	r12, r17
 e7a:	d1 1c       	adc	r13, r1
 e7c:	80 e0       	ldi	r24, 0x00	; 0
 e7e:	0e 94 bf 06 	call	0xd7e	; 0xd7e <spiTransreceive>
 e82:	f6 01       	movw	r30, r12
 e84:	80 83       	st	Z, r24
}

void spiRead(  uint8_t* data, gpioPin_t nSS,int N )// reading data from SPI
{
	clearPin(nSS);
	for (uint8_t it=0;it<N;++it)
 e86:	1f 5f       	subi	r17, 0xFF	; 255
 e88:	81 2f       	mov	r24, r17
 e8a:	90 e0       	ldi	r25, 0x00	; 0
 e8c:	8e 15       	cp	r24, r14
 e8e:	9f 05       	cpc	r25, r15
 e90:	94 f3       	brlt	.-28     	; 0xe76 <spiRead+0x54>
	{
		data[it] = spiTransreceive(0x00);
	}
	setPin(nSS);
 e92:	29 81       	ldd	r18, Y+1	; 0x01
 e94:	3a 81       	ldd	r19, Y+2	; 0x02
 e96:	4b 81       	ldd	r20, Y+3	; 0x03
 e98:	5c 81       	ldd	r21, Y+4	; 0x04
 e9a:	6d 81       	ldd	r22, Y+5	; 0x05
 e9c:	7e 81       	ldd	r23, Y+6	; 0x06
 e9e:	8f 81       	ldd	r24, Y+7	; 0x07
 ea0:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
}
 ea4:	27 96       	adiw	r28, 0x07	; 7
 ea6:	0f b6       	in	r0, 0x3f	; 63
 ea8:	f8 94       	cli
 eaa:	de bf       	out	0x3e, r29	; 62
 eac:	0f be       	out	0x3f, r0	; 63
 eae:	cd bf       	out	0x3d, r28	; 61
 eb0:	df 91       	pop	r29
 eb2:	cf 91       	pop	r28
 eb4:	1f 91       	pop	r17
 eb6:	0f 91       	pop	r16
 eb8:	ff 90       	pop	r15
 eba:	ef 90       	pop	r14
 ebc:	df 90       	pop	r13
 ebe:	cf 90       	pop	r12
 ec0:	bf 90       	pop	r11
 ec2:	af 90       	pop	r10
 ec4:	08 95       	ret

00000ec6 <uartInit>:
#define USART_BAUDRATE 4800
#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)

void uartInit(void)
{
	UBRR0H = (BAUD_PRESCALE >> 8);        //wpisanie starszego bajtu
 ec6:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = BAUD_PRESCALE;             //wpisanie mlodszego bajtu
 eca:	8c e0       	ldi	r24, 0x0C	; 12
 ecc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	
	UCSR0A = 0x00;
 ed0:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	UCSR0B = (UART_UCSRnB_RXEN)|(UART_UCSRnB_TXEN);
 ed4:	88 e1       	ldi	r24, 0x18	; 24
 ed6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = UART_UCSRnC_UCSZ1 | UART_UCSRnC_UCSZ0;
 eda:	86 e0       	ldi	r24, 0x06	; 6
 edc:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 ee0:	08 95       	ret

00000ee2 <uartSendChar>:
}

void uartSendChar(uint8_t c)
{
	UDR0 = c;
 ee2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	while( ! (UCSR0A & UART_UCSRnA_UDRE) );
 ee6:	e0 ec       	ldi	r30, 0xC0	; 192
 ee8:	f0 e0       	ldi	r31, 0x00	; 0
 eea:	80 81       	ld	r24, Z
 eec:	85 ff       	sbrs	r24, 5
 eee:	fd cf       	rjmp	.-6      	; 0xeea <uartSendChar+0x8>
}
 ef0:	08 95       	ret

00000ef2 <uartSendString>:

void uartSendString(const char* str)
{
 ef2:	cf 93       	push	r28
 ef4:	df 93       	push	r29
 ef6:	ec 01       	movw	r28, r24
	while( *str )
 ef8:	88 81       	ld	r24, Y
 efa:	88 23       	and	r24, r24
 efc:	31 f0       	breq	.+12     	; 0xf0a <uartSendString+0x18>
 efe:	21 96       	adiw	r28, 0x01	; 1
	{
		uartSendChar(*str);
 f00:	0e 94 71 07 	call	0xee2	; 0xee2 <uartSendChar>
	while( ! (UCSR0A & UART_UCSRnA_UDRE) );
}

void uartSendString(const char* str)
{
	while( *str )
 f04:	89 91       	ld	r24, Y+
 f06:	81 11       	cpse	r24, r1
 f08:	fb cf       	rjmp	.-10     	; 0xf00 <uartSendString+0xe>
	{
		uartSendChar(*str);
		str++;
	}
}
 f0a:	df 91       	pop	r29
 f0c:	cf 91       	pop	r28
 f0e:	08 95       	ret

00000f10 <uartSendHex>:
	return 'X';
	
}

void uartSendHex(uint8_t c)
{
 f10:	cf 93       	push	r28
 f12:	df 93       	push	r29
	uint8_t high4Bits = bitsToHex((c >> 4)&0x0F);
 f14:	98 2f       	mov	r25, r24
 f16:	92 95       	swap	r25
 f18:	9f 70       	andi	r25, 0x0F	; 15
static uint8_t bitsToHex(uint8_t bits)
{
	
	bits &= 0x0F;
	
	switch(bits)
 f1a:	9a 30       	cpi	r25, 0x0A	; 10
 f1c:	18 f4       	brcc	.+6      	; 0xf24 <uartSendHex+0x14>
		case 4 	:
		case 5	:
		case 6	:
		case 7	:
		case 8	:
		case 9 	:	return '0' + bits;
 f1e:	d0 e3       	ldi	r29, 0x30	; 48
 f20:	d9 0f       	add	r29, r25
 f22:	02 c0       	rjmp	.+4      	; 0xf28 <uartSendHex+0x18>
		case 10 :
		case 11 :
		case 12 :
		case 13 :
		case 14 :
		case 15 :	return 'A' + (bits-10);
 f24:	d7 e3       	ldi	r29, 0x37	; 55
 f26:	d9 0f       	add	r29, r25
}

static uint8_t bitsToHex(uint8_t bits)
{
	
	bits &= 0x0F;
 f28:	8f 70       	andi	r24, 0x0F	; 15
	
	switch(bits)
 f2a:	8a 30       	cpi	r24, 0x0A	; 10
 f2c:	18 f4       	brcc	.+6      	; 0xf34 <uartSendHex+0x24>
		case 4 	:
		case 5	:
		case 6	:
		case 7	:
		case 8	:
		case 9 	:	return '0' + bits;
 f2e:	c0 e3       	ldi	r28, 0x30	; 48
 f30:	c8 0f       	add	r28, r24
 f32:	02 c0       	rjmp	.+4      	; 0xf38 <uartSendHex+0x28>
		case 10 :
		case 11 :
		case 12 :
		case 13 :
		case 14 :
		case 15 :	return 'A' + (bits-10);
 f34:	c7 e3       	ldi	r28, 0x37	; 55
 f36:	c8 0f       	add	r28, r24
void uartSendHex(uint8_t c)
{
	uint8_t high4Bits = bitsToHex((c >> 4)&0x0F);
	uint8_t low4Bits = bitsToHex(c & 0x0F);
	
	uartSendChar('0');
 f38:	80 e3       	ldi	r24, 0x30	; 48
 f3a:	0e 94 71 07 	call	0xee2	; 0xee2 <uartSendChar>
	uartSendChar('x');
 f3e:	88 e7       	ldi	r24, 0x78	; 120
 f40:	0e 94 71 07 	call	0xee2	; 0xee2 <uartSendChar>
	uartSendChar(high4Bits);
 f44:	8d 2f       	mov	r24, r29
 f46:	0e 94 71 07 	call	0xee2	; 0xee2 <uartSendChar>
	uartSendChar(low4Bits);
 f4a:	8c 2f       	mov	r24, r28
 f4c:	0e 94 71 07 	call	0xee2	; 0xee2 <uartSendChar>
 f50:	df 91       	pop	r29
 f52:	cf 91       	pop	r28
 f54:	08 95       	ret

00000f56 <_exit>:
 f56:	f8 94       	cli

00000f58 <__stop_program>:
 f58:	ff cf       	rjmp	.-2      	; 0xf58 <__stop_program>
