
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of up down counter using control.

---

## âœ… Day 16 -  up down counter using control

 

![mod-10 counter](./images/up_down_schematic.png)

**Description:**  
  the scematic of up down counter using control



 


### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/up_down_sim.png)

**Description:**  
simulation results.
simualtion results of up down counter using control

