INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-9983] reg datatype cannot be used in the declaration of inout port 'dmem_data' [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/imports/Lab6/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/imports/Lab4/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sim_1/imports/Lab6/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
