stepsize 50
ana Vdd Gnd s reset phi1 phi2 in0 in1 in2 in3  out0 out1 out2 out3 
w  Vdd Gnd s reset phi1 phi2 in0 in1 in2 in3  out0 out1 out2 out3 
clock phi1	1 0 0 0
clock phi2	0 0 1 0
h Vdd
l Gnd
l reset
h s
c
l in0 
l in1 
l in2 
l in3 

c
