"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axis_clock_converter_v1_1_18
"C:\Program Files\ModelSim\win64/vmap" axis_clock_converter_v1_1_18 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axis_clock_converter_v1_1_18
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work axis_clock_converter_v1_1_18 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axis_clock_converter_v1_1_18/.cxl.verilog.axis_clock_converter_v1_1_18.axis_clock_converter_v1_1_18.nt64.cmf
