==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z045fbg676-1'
@I [HLS-10] Analyzing design file 'processing_element.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all loops for pipelining in function 'processing_element::macc' (processing_element.cpp:5:33).
@I [XFORM-501] Unrolling loop 'L_multiply' (processing_element.cpp:9) in function 'processing_element::macc' completely.
@I [XFORM-501] Unrolling loop 'L_accumulate' (processing_element.cpp:16) in function 'processing_element::macc' completely.
@I [XFORM-501] Unrolling loop 'L_assign' (processing_element.cpp:22) in function 'processing_element::macc' completely.
@I [XFORM-102] Partitioning array 'PE.products' automatically.
@W [XFORM-631] Renaming function 'processing_element::macc' (processing_element.cpp:3) into macc.
@I [HLS-111] Elapsed time: 0.97 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'do_macc' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'do_macc_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'do_macc_macc'.
@W [SCHED-69] Unable to schedule 'load' operation ('img_in_load_2', processing_element.cpp:10) on array 'img_in' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 54.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'do_macc_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'do_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'do_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'do_macc_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'do_macc_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'do_macc_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'do_macc_macc'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'do_macc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'do_macc/img_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'do_macc/filt_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'do_macc/sum_out' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'do_macc/prod_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'do_macc' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'do_macc'.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'do_macc'.
@I [WVHDL-304] Generating RTL VHDL for 'do_macc'.
@I [WVLOG-307] Generating RTL Verilog for 'do_macc'.
@I [HLS-112] Total elapsed time: 4.392 seconds; peak memory usage: 0.179 MB.
