// Seed: 3302261677
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  wand id_2
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3
  );
  initial if (id_3) id_0 <= 1;
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  module_2 modCall_1 ();
  id_5(
      .id_0(id_1),
      .id_1((id_4[1]) - id_1),
      .id_2(1),
      .id_3((id_4)),
      .id_4(1),
      .id_5(1),
      .id_6(id_3),
      .id_7(),
      .id_8(1 * 1)
  );
  wire id_6;
endmodule
