Analysis & Synthesis report for servo_control
Sat May 11 20:31:00 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |servo_control|state
 10. State Machine - |servo_control|uart_tx:uart_tx_inst|state
 11. State Machine - |servo_control|uart_rx:uart_rx_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for altsyncram:WideOr0_rtl_0|altsyncram_jt01:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |servo_control
 20. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 21. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
 22. Parameter Settings for Inferred Entity Instance: altsyncram:WideOr0_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "uart_rx:uart_rx_inst"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 11 20:31:00 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; servo_control                                  ;
; Top-level Entity Name              ; servo_control                                  ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 154                                            ;
;     Total combinational functions  ; 146                                            ;
;     Dedicated logic registers      ; 82                                             ;
; Total registers                    ; 82                                             ;
; Total pins                         ; 4                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; servo_control      ; servo_control      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; uart_tx.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/uart_tx.v                               ;         ;
; servo_control.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v                         ;         ;
; uart_rx.v                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/uart_rx.v                               ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal221.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                 ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_jt01.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/db/altsyncram_jt01.tdf                  ;         ;
; servo_control.servo_control0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/db/servo_control.servo_control0.rtl.mif ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 154       ;
;                                             ;           ;
; Total combinational functions               ; 146       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 81        ;
;     -- 3 input functions                    ; 4         ;
;     -- <=2 input functions                  ; 61        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 93        ;
;     -- arithmetic mode                      ; 53        ;
;                                             ;           ;
; Total registers                             ; 82        ;
;     -- Dedicated logic registers            ; 82        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total memory bits                           ; 1536      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 88        ;
; Total fan-out                               ; 784       ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; |servo_control                         ; 146 (105)           ; 82 (51)                   ; 1536        ; 0            ; 0       ; 0         ; 4    ; 0            ; |servo_control                                                         ; servo_control   ; work         ;
;    |altsyncram:WideOr0_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servo_control|altsyncram:WideOr0_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_jt01:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servo_control|altsyncram:WideOr0_rtl_0|altsyncram_jt01:auto_generated ; altsyncram_jt01 ; work         ;
;    |uart_tx:uart_tx_inst|              ; 41 (41)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servo_control|uart_tx:uart_tx_inst                                    ; uart_tx         ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+--------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Name                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                  ;
+--------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; altsyncram:WideOr0_rtl_0|altsyncram_jt01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 6            ; --           ; --           ; 1536 ; servo_control.servo_control0.rtl.mif ;
+--------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |servo_control|state              ;
+------------+------------+------------+------------+
; Name       ; state.IDLE ; state.WAIT ; state.SEND ;
+------------+------------+------------+------------+
; state.IDLE ; 0          ; 0          ; 0          ;
; state.SEND ; 1          ; 0          ; 1          ;
; state.WAIT ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |servo_control|uart_tx:uart_tx_inst|state                           ;
+-------------------+-------------------+---------------+--------------+--------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP ;
+-------------------+-------------------+---------------+--------------+--------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0            ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0            ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0            ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1            ;
+-------------------+-------------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |servo_control|uart_rx:uart_rx_inst|state                                        ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; Name             ; state.S_DATA ; state.S_STOP ; state.S_REC_BYTE ; state.S_START ; state.S_IDLE ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; state.S_IDLE     ; 0            ; 0            ; 0                ; 0             ; 0            ;
; state.S_START    ; 0            ; 0            ; 0                ; 1             ; 1            ;
; state.S_REC_BYTE ; 0            ; 0            ; 1                ; 0             ; 1            ;
; state.S_STOP     ; 0            ; 1            ; 0                ; 0             ; 1            ;
; state.S_DATA     ; 1            ; 0            ; 0                ; 0             ; 1            ;
+------------------+--------------+--------------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; uart_rx:uart_rx_inst|rx_d0             ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|rx_d1             ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|rx_data_valid     ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|rx_data[0..7]     ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|bit_cnt[0..2]     ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|cycle_cnt[1..15]  ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|rx_bits[0]        ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|cycle_cnt[0]      ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|rx_bits[1..7]     ; Stuck at GND due to stuck port clock              ;
; uart_tx:uart_tx_inst|tx_data_latch[7]  ; Merged with uart_tx:uart_tx_inst|tx_data_latch[3] ;
; tx_data[7]                             ; Merged with tx_data[3]                            ;
; tx_data[3]                             ; Stuck at GND due to stuck port data_in            ;
; uart_tx:uart_tx_inst|tx_data_latch[3]  ; Stuck at GND due to stuck port data_in            ;
; tx_data[0..2,4..6]                     ; Lost fanout                                       ;
; tx_data[0]~8                           ; Merged with tx_data[1]~4                          ;
; tx_data[1]~4                           ; Merged with tx_data[2]~20                         ;
; tx_data[2]~20                          ; Merged with tx_data[4]~12                         ;
; tx_data[4]~12                          ; Merged with tx_data[5]~0                          ;
; tx_data[5]~0                           ; Merged with tx_data[6]~16                         ;
; tx_data[5]~3                           ; Merged with tx_data[6]~19                         ;
; tx_data[1]~7                           ; Merged with tx_data[6]~19                         ;
; tx_data[0]~11                          ; Merged with tx_data[6]~19                         ;
; tx_data[4]~15                          ; Merged with tx_data[6]~19                         ;
; tx_data[2]~23                          ; Merged with tx_data[6]~19                         ;
; state~9                                ; Lost fanout                                       ;
; state~10                               ; Lost fanout                                       ;
; uart_tx:uart_tx_inst|state~4           ; Lost fanout                                       ;
; uart_tx:uart_tx_inst|state~5           ; Lost fanout                                       ;
; uart_rx:uart_rx_inst|state~4           ; Lost fanout                                       ;
; uart_rx:uart_rx_inst|state~5           ; Lost fanout                                       ;
; uart_rx:uart_rx_inst|state~6           ; Lost fanout                                       ;
; uart_rx:uart_rx_inst|state.S_IDLE      ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|state.S_DATA      ; Lost fanout                                       ;
; uart_rx:uart_rx_inst|state.S_START     ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|state.S_REC_BYTE  ; Stuck at GND due to stuck port clock              ;
; uart_rx:uart_rx_inst|state.S_STOP      ; Stuck at GND due to stuck port clock              ;
; tx_data[6]~16                          ; Merged with state.IDLE                            ;
; Total Number of Removed Registers = 71 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-----------------------------------+-------------------------+-----------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal      ; Registers Removed due to This Register                                            ;
+-----------------------------------+-------------------------+-----------------------------------------------------------------------------------+
; uart_rx:uart_rx_inst|rx_d0        ; Stuck at GND            ; uart_rx:uart_rx_inst|rx_d1, uart_rx:uart_rx_inst|rx_data_valid,                   ;
;                                   ; due to stuck port clock ; uart_rx:uart_rx_inst|rx_data[7], uart_rx:uart_rx_inst|rx_data[6],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|rx_data[5], uart_rx:uart_rx_inst|rx_data[4],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|rx_data[3], uart_rx:uart_rx_inst|rx_data[2],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|rx_data[1], uart_rx:uart_rx_inst|rx_data[0],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[15], uart_rx:uart_rx_inst|cycle_cnt[14],           ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[13], uart_rx:uart_rx_inst|cycle_cnt[12],           ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[11], uart_rx:uart_rx_inst|cycle_cnt[10],           ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[9], uart_rx:uart_rx_inst|cycle_cnt[8],             ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[7], uart_rx:uart_rx_inst|cycle_cnt[6],             ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[5], uart_rx:uart_rx_inst|cycle_cnt[4],             ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[3], uart_rx:uart_rx_inst|cycle_cnt[2],             ;
;                                   ;                         ; uart_rx:uart_rx_inst|cycle_cnt[1], uart_rx:uart_rx_inst|cycle_cnt[0], tx_data[3], ;
;                                   ;                         ; uart_tx:uart_tx_inst|tx_data_latch[3]                                             ;
; uart_rx:uart_rx_inst|bit_cnt[2]   ; Stuck at GND            ; uart_rx:uart_rx_inst|rx_bits[0], uart_rx:uart_rx_inst|rx_bits[7],                 ;
;                                   ; due to stuck port clock ; uart_rx:uart_rx_inst|rx_bits[6], uart_rx:uart_rx_inst|rx_bits[5],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|rx_bits[4], uart_rx:uart_rx_inst|rx_bits[3],                 ;
;                                   ;                         ; uart_rx:uart_rx_inst|rx_bits[2], uart_rx:uart_rx_inst|rx_bits[1]                  ;
; uart_rx:uart_rx_inst|state.S_IDLE ; Stuck at GND            ; uart_rx:uart_rx_inst|state.S_DATA                                                 ;
;                                   ; due to stuck port clock ;                                                                                   ;
+-----------------------------------+-------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 75    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_tx:uart_tx_inst|tx_reg            ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+---------------+---------------+--------------+
; Register Name ; Megafunction  ; Type         ;
+---------------+---------------+--------------+
; tx_data[5]~2  ; WideOr0_rtl_0 ; ROM          ;
; tx_data[1]~6  ; WideOr0_rtl_0 ; ROM          ;
; tx_data[0]~10 ; WideOr0_rtl_0 ; ROM          ;
; tx_data[4]~14 ; WideOr0_rtl_0 ; ROM          ;
; tx_data[6]~18 ; WideOr0_rtl_0 ; ROM          ;
; tx_data[2]~22 ; WideOr0_rtl_0 ; ROM          ;
+---------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |servo_control|tx_cnt[7]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |servo_control|uart_tx:uart_tx_inst|bit_cnt[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:WideOr0_rtl_0|altsyncram_jt01:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |servo_control ;
+----------------+--------+-----------------------------------------------------+
; Parameter Name ; Value  ; Type                                                ;
+----------------+--------+-----------------------------------------------------+
; BAUD_RATE      ; 115200 ; Signed Integer                                      ;
; CLK_FRE        ; 50     ; Signed Integer                                      ;
+----------------+--------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                          ;
; BAUD_RATE      ; 115200 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                          ;
; BAUD_RATE      ; 115200 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:WideOr0_rtl_0                  ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 6                                    ; Untyped        ;
; WIDTHAD_A                          ; 8                                    ; Untyped        ;
; NUMWORDS_A                         ; 256                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; servo_control.servo_control0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jt01                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                     ;
+-------------------------------------------+--------------------------+
; Name                                      ; Value                    ;
+-------------------------------------------+--------------------------+
; Number of entity instances                ; 1                        ;
; Entity Instance                           ; altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                      ;
;     -- WIDTH_A                            ; 6                        ;
;     -- NUMWORDS_A                         ; 256                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED             ;
;     -- WIDTH_B                            ; 1                        ;
;     -- NUMWORDS_B                         ; 1                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ;
+-------------------------------------------+--------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "uart_rx:uart_rx_inst" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; rx_data_ready ; Input ; Info     ; Stuck at VCC  ;
+---------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 82                          ;
;     CLR               ; 42                          ;
;     CLR SCLR          ; 16                          ;
;     ENA CLR           ; 17                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 147                         ;
;     arith             ; 53                          ;
;         2 data inputs ; 53                          ;
;     normal            ; 94                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 81                          ;
; cycloneiii_ram_block  ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat May 11 20:30:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off servo_control -c servo_control
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/uart_tx.v Line: 1
Warning (10229): Verilog HDL Expression warning at servo_control.v(79): truncated literal to match 4 bits File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 79
Warning (10229): Verilog HDL Expression warning at servo_control.v(80): truncated literal to match 4 bits File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file servo_control.v
    Info (12023): Found entity 1: servo_control File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at servo_control.v(220): created implicit net for "fpga_clk_50" File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 220
Info (12127): Elaborating entity "servo_control" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at servo_control.v(73): object "servo_id_str" assigned a value but never read File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at servo_control.v(74): object "pwm_value_str" assigned a value but never read File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at servo_control.v(75): object "time_value_str" assigned a value but never read File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 75
Warning (10230): Verilog HDL assignment warning at servo_control.v(81): truncated value with size 96 to match size of target (24) File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 81
Warning (10230): Verilog HDL assignment warning at servo_control.v(82): truncated value with size 96 to match size of target (32) File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 82
Warning (10230): Verilog HDL assignment warning at servo_control.v(83): truncated value with size 96 to match size of target (32) File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 83
Warning (12125): Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_rx File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/uart_rx.v Line: 1
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst" File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 226
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst" File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 241
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to servo_control.servo_control0.rtl.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "servo_control.servo_control0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jt01.tdf
    Info (12023): Found entity 1: altsyncram_jt01 File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/db/altsyncram_jt01.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/uart_tx.v Line: 120
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register tx_data_valid will power up to Low File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 20
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rx" File: C:/Users/wangzixiao/Documents/FPGA/project/robotic_arm_uart_test/servo_control.v Line: 8
Info (21057): Implemented 174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 164 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sat May 11 20:31:00 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


