#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  2 05:27:33 2020
# Process ID: 4344
# Current directory: /home/pslavkin/mse_3_21sdc/tp
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_paralell2axi_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_paralell2axi_0_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (10 MHz)" }  [get_bd_pins paralell2axi_0/clk]
delete_bd_objs [get_bd_nets paralell2axi_0_m_clk]
delete_bd_objs [get_bd_nets paralell2axi_0_s_clk]
connect_bd_net [get_bd_pins paralell2axi_0/s_clk_in] [get_bd_pins paralell2axi_0/s_ready]
connect_bd_net [get_bd_pins paralell2axi_0/m_valid] [get_bd_pins paralell2axi_0/m_clk_in]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
connect_bd_net [get_bd_pins paralell2axi_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_paralell2axi_0_0_synth_1
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:convolution:9.0 convolution_0
endgroup
set_property location {3.5 1429 270} [get_bd_cells convolution_0]
connect_bd_net [get_bd_pins convolution_0/aresetn] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
set_property location {4 1455 -52} [get_bd_cells convolution_0]
connect_bd_net [get_bd_pins convolution_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets paralell2axi_0_m_data]
connect_bd_net [get_bd_pins paralell2axi_0/m_data] [get_bd_pins convolution_0/s_axis_data_tdata]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata]
delete_bd_objs [get_bd_nets paralell2axi_0_m_data]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_tdata] [get_bd_pins paralell2axi_0/m_data]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins convolution_0/s_axis_data_tdata]
delete_bd_objs [get_bd_nets paralell2axi_0_s_ready]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tready] [get_bd_pins convolution_0/s_axis_data_tready]
connect_bd_net [get_bd_pins convolution_0/s_axis_data_tvalid] [get_bd_pins axis_data_fifo_0/m_axis_tvalid]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tvalid]
connect_bd_net [get_bd_pins convolution_0/s_axis_data_tvalid] [get_bd_pins axis_data_fifo_0/m_axis_tvalid]
connect_bd_net [get_bd_pins paralell2axi_0/s_data] [get_bd_pins convolution_0/m_axis_data_tdata]
set_property location {4 1375 321} [get_bd_cells paralell2axi_0]
connect_bd_net [get_bd_pins convolution_0/m_axis_data_tvalid] [get_bd_pins paralell2axi_0/s_valid]
connect_bd_net [get_bd_pins paralell2axi_0/s_ready] [get_bd_pins convolution_0/m_axis_data_tready]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_bd_cells axis_data_fifo_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axis_data_fifo_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

copy_bd_objs /  [get_bd_cells {axis_data_fifo_0}]
set_property location {4.5 1839 400} [get_bd_cells axis_data_fifo_1]
set_property location {5 1857 532} [get_bd_cells axis_data_fifo_1]
set_property location {1 -9 306} [get_bd_cells axis_data_fifo_1]
delete_bd_objs [get_bd_nets convolution_0_m_axis_data_tdata]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_tdata] [get_bd_pins convolution_0/m_axis_data_tdata]
delete_bd_objs [get_bd_nets paralell2axi_0_s_ready]
delete_bd_objs [get_bd_nets convolution_0_m_axis_data_tvalid]
connect_bd_net [get_bd_pins convolution_0/m_axis_data_tready] [get_bd_pins axis_data_fifo_1/s_axis_tready]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_tvalid] [get_bd_pins convolution_0/m_axis_data_tvalid]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_tdata] [get_bd_pins paralell2axi_0/s_data]
startgroup
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_tready] [get_bd_pins axis_data_fifo_1/m_axis_tvalid]
endgroup
undo
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_tready] [get_bd_pins paralell2axi_0/s_ready]
connect_bd_net [get_bd_pins paralell2axi_0/s_valid] [get_bd_pins axis_data_fifo_1/m_axis_tvalid]
set_property name axis_data_fifo_OUT [get_bd_cells axis_data_fifo_1]
set_property name axis_data_fifo_Oou [get_bd_cells axis_data_fifo_OUT]
set_property name axis_data_fifo_Out [get_bd_cells axis_data_fifo_Oou]
set_property name axis_data_fifo_In [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property -dict [list CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.TUSER_BITS_PER_BYTE.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {8} CONFIG.TID_WIDTH {1} CONFIG.TDEST_WIDTH {1} CONFIG.TUSER_BITS_PER_BYTE {8} CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.TUSER_BITS_PER_BYTE.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.HAS_MI_TKEEP {0}] [get_bd_cells axis_dwidth_converter_0]
delete_bd_objs [get_bd_cells axis_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0
endgroup
delete_bd_objs [get_bd_cells axi_vfifo_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {512} CONFIG.Use_Extra_Logic {true} CONFIG.Write_Data_Count_Width {11} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_bd_cells fifo_generator_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (10 MHz)" }  [get_bd_pins fifo_generator_0/clk]
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_nets convolution_0_m_axis_data_tdata]
delete_bd_objs [get_bd_nets axis_data_fifo_1_s_axis_tready]
delete_bd_objs [get_bd_nets convolution_0_m_axis_data_tvalid]
connect_bd_intf_net [get_bd_intf_pins convolution_0/M_AXIS_DATA] [get_bd_intf_pins axis_data_fifo_Out/S_AXIS]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata]
delete_bd_objs [get_bd_nets convolution_0_s_axis_data_tready]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tvalid]
connect_bd_intf_net [get_bd_intf_pins convolution_0/S_AXIS_DATA] [get_bd_intf_pins axis_data_fifo_In/M_AXIS]
regenerate_bd_layout
regenerate_bd_layout
update_module_reference design_1_paralell2axi_0_0
regenerate_bd_layout
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/8to1.vhd
update_compile_order -fileset sources_1
save_bd_design
create_bd_cell -type module -reference stretcher stretcher_0
create_bd_cell -type module -reference stretcher stretcher_0
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/8to1.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/8to1.vhd
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/stretcher.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference stretcher stretcher_0
delete_bd_objs [get_bd_cells stretcher_0]
update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
delete_bd_objs [get_bd_nets axis_data_fifo_0_s_axis_tready]
delete_bd_objs [get_bd_nets paralell2axi_0_m_valid]
delete_bd_objs [get_bd_nets paralell2axi_0_m_data]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/S_AXIS] [get_bd_intf_pins paralell2axi_0/axi_m]
connect_bd_intf_net [get_bd_intf_pins paralell2axi_0/axi_s] [get_bd_intf_pins axis_data_fifo_Out/M_AXIS]
delete_bd_objs [get_bd_nets axis_data_fifo_1_m_axis_tdata]
delete_bd_objs [get_bd_nets paralell2axi_0_s_ready]
delete_bd_objs [get_bd_nets axis_data_fifo_1_m_axis_tvalid]
regenerate_bd_layout
set_property location {3 1021 1139} [get_bd_cells paralell2axi_0]
set_property location {4 1437 715} [get_bd_cells axis_data_fifo_In]
set_property location {4 1384 1046} [get_bd_cells axis_data_fifo_Out]
set_property location {4.5 1725 898} [get_bd_cells convolution_0]
set_property location {5 1731 725} [get_bd_cells convolution_0]
set_property location {2 522 1174} [get_bd_cells processing_system7_0]
set_property location {2 1056 941} [get_bd_cells paralell2axi_0]
set_property location {1 690 991} [get_bd_cells processing_system7_0]
set_property location {1 672 978} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports rgb_led]
delete_bd_objs [get_bd_intf_ports btns_4bits]
set_property location {1673 965} [get_bd_ports outData_0]
set_property location {1424 909} [get_bd_ports outData_0]
set_property location {1266 901} [get_bd_ports outData_0]
regenerate_bd_layout
regenerate_bd_layout
set_property location {1681 651} [get_bd_ports outData_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
regenerate_bd_layout
create_bd_cell -type module -reference stretcher stretcher_0
set_property location {5 1565 480} [get_bd_cells stretcher_0]
update_module_reference design_1_paralell2axi_0_0
update_module_reference {design_1_stretcher_0_0 design_1_stretcher_0_1}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
delete_bd_objs [get_bd_cells stretcher_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_paralell2axi_0_0_synth_1
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run design_1_paralell2axi_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference design_1_paralell2axi_0_0
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_paralell2axi_0_0_synth_1
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_paralell2axi_0_0_synth_1
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS]
delete_bd_objs [get_bd_intf_nets convolution_0_M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins convolution_0/M_AXIS_DATA] [get_bd_intf_pins convolution_0/S_AXIS_DATA]
create_bd_cell -type module -reference stretcher stretcher_0
set_property location {3 758 508} [get_bd_cells stretcher_0]
connect_bd_net [get_bd_pins stretcher_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins stretcher_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins stretcher_0/s_axis] [get_bd_intf_pins stretcher_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_Out/S_AXIS] [get_bd_intf_pins axis_data_fifo_In/M_AXIS]
regenerate_bd_layout
set_property location {2 530 123} [get_bd_cells stretcher_0]
set_property location {5 1489 438} [get_bd_cells axis_data_fifo_Out]
regenerate_bd_layout
set_property location {3.5 1487 370} [get_bd_cells paralell2axi_0]
set_property location {4 1527 172} [get_bd_cells axis_data_fifo_Out]
set_property location {3.5 1774 521} [get_bd_cells axis_data_fifo_Out]
set_property location {4 1754 254} [get_bd_cells axis_data_fifo_In]
set_property location {1975 391} [get_bd_ports outData_0]
set_property location {1982 606} [get_bd_intf_ports FIXED_IO]
set_property location {1979 582} [get_bd_intf_ports DDR]
set_property location {1979 590} [get_bd_intf_ports DDR]
set_property location {1.5 494 817} [get_bd_cells stretcher_0]
set_property location {3 784 159} [get_bd_cells convolution_0]
set_property location {2 537 161} [get_bd_cells convolution_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_intf_nets convolution_0_M_AXIS_DATA]
save_bd_design
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_cells convolution_0]
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_2] }
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_axis_data_fifo_0_2_synth_1 design_1_stretcher_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
delete_bd_objs [get_bd_intf_nets stretcher_0_m_axis]
set_property location {1227 607} [get_bd_intf_ports FIXED_IO]
set_property location {2038 601} [get_bd_intf_ports FIXED_IO]
set_property location {1987 641} [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS]
set_property location {5.5 2079 380} [get_bd_cells stretcher_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/M_AXIS] [get_bd_intf_pins stretcher_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins stretcher_0/m_axis] [get_bd_intf_pins axis_data_fifo_Out/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells axis_data_fifo_In]
endgroup
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells axis_data_fifo_Out]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axis_data_fifo_0_1_synth_1
reset_run design_1_axis_data_fifo_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_stretcher_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_stretcher_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:convolution:9.0 convolution_0
endgroup
set_property location {3.5 1404 193} [get_bd_cells convolution_0]
connect_bd_net [get_bd_pins convolution_0/aresetn] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins convolution_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {3 1561 228} [get_bd_cells convolution_0]
connect_bd_intf_net [get_bd_intf_pins convolution_0/S_AXIS_DATA] [get_bd_intf_pins convolution_0/M_AXIS_DATA]
save_bd_design
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_intf_nets convolution_0_M_AXIS_DATA]
delete_bd_objs [get_bd_intf_nets stretcher_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins stretcher_0/m_axis] [get_bd_intf_pins convolution_0/S_AXIS_DATA]
set_property location {6.5 2444 333} [get_bd_cells convolution_0]
set_property location {5 2175 331} [get_bd_cells stretcher_0]
connect_bd_intf_net [get_bd_intf_pins convolution_0/M_AXIS_DATA] [get_bd_intf_pins axis_data_fifo_Out/S_AXIS]
save_bd_design
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_convolution_0_0] }
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_axis_data_fifo_0_2_synth_1 design_1_stretcher_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
