#! /Users/fjpolo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7faa0d805520 .scope module, "testbench" "testbench" 2 13;
 .timescale -12 -12;
P_0x7faa0d805900 .param/l "OW" 0 2 16, +C4<00000000000000000000000000001101>;
P_0x7faa0d805940 .param/l "PW" 0 2 15, +C4<00000000000000000000000000010001>;
v0x7faa0d8290e0_0 .var "error_count", 31 0;
v0x7faa0d829180_0 .var "i_aux", 0 0;
v0x7faa0d829220_0 .var "i_ce", 0 0;
v0x7faa0d8292d0_0 .var "i_clk", 0 0;
v0x7faa0d829380_0 .var "i_phase", 16 0;
v0x7faa0d829450_0 .var "i_reset", 0 0;
v0x7faa0d829500_0 .net "o_aux", 0 0, v0x7faa0d828e40_0;  1 drivers
v0x7faa0d8295b0_0 .net "o_val", 12 0, v0x7faa0d828ee0_0;  1 drivers
v0x7faa0d829660_0 .var "test_count", 31 0;
v0x7faa0d829770_0 .var "test_finished", 0 0;
S_0x7faa0d805690 .scope module, "dut" "sintable" 2 40, 3 47 0, S_0x7faa0d805520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_ce";
    .port_info 3 /INPUT 17 "i_phase";
    .port_info 4 /OUTPUT 13 "o_val";
    .port_info 5 /INPUT 1 "i_aux";
    .port_info 6 /OUTPUT 1 "o_aux";
P_0x7faa0d805a20 .param/l "OW" 0 3 50, +C4<00000000000000000000000000001101>;
P_0x7faa0d805a60 .param/l "PW" 0 3 49, +C4<00000000000000000000000000010001>;
v0x7faa0d813ff0_0 .net "i_aux", 0 0, v0x7faa0d829180_0;  1 drivers
v0x7faa0d828be0_0 .net "i_ce", 0 0, v0x7faa0d829220_0;  1 drivers
v0x7faa0d828c80_0 .net "i_clk", 0 0, v0x7faa0d8292d0_0;  1 drivers
v0x7faa0d828d10_0 .net "i_phase", 16 0, v0x7faa0d829380_0;  1 drivers
v0x7faa0d828da0_0 .net "i_reset", 0 0, v0x7faa0d829450_0;  1 drivers
v0x7faa0d828e40_0 .var "o_aux", 0 0;
v0x7faa0d828ee0_0 .var "o_val", 12 0;
v0x7faa0d828f90 .array "tbl", 131071 0, 12 0;
E_0x7faa0d807900 .event posedge, v0x7faa0d828c80_0;
    .scope S_0x7faa0d805690;
T_0 ;
    %vpi_call 3 67 "$readmemh", "sintable.hex", v0x7faa0d828f90 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7faa0d805690;
T_1 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x7faa0d828ee0_0, 0, 13;
    %end;
    .thread T_1;
    .scope S_0x7faa0d805690;
T_2 ;
    %wait E_0x7faa0d807900;
    %load/vec4 v0x7faa0d828da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7faa0d828ee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7faa0d828be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7faa0d828d10_0;
    %pad/u 19;
    %ix/vec4 4;
    %load/vec4a v0x7faa0d828f90, 4;
    %assign/vec4 v0x7faa0d828ee0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7faa0d805690;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d828e40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7faa0d805690;
T_4 ;
    %wait E_0x7faa0d807900;
    %load/vec4 v0x7faa0d828da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa0d828e40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7faa0d828be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7faa0d813ff0_0;
    %assign/vec4 v0x7faa0d828e40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7faa0d805520;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d8292d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829220_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7faa0d829380_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faa0d8290e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faa0d829660_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829770_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7faa0d805520;
T_6 ;
    %delay 500, 0;
    %load/vec4 v0x7faa0d8292d0_0;
    %inv;
    %store/vec4 v0x7faa0d8292d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7faa0d805520;
T_7 ;
    %vpi_call 2 55 "$dumpfile", "reset_test.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faa0d805520 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7faa0d805520;
T_8 ;
    %delay 100, 0;
    %vpi_call 2 65 "$display", "TEST 1: Checking initial reset state..." {0 0 0};
    %load/vec4 v0x7faa0d8295b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_8.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7faa0d829500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_8.2;
    %jmp/0xz  T_8.0, 6;
    %vpi_call 2 67 "$display", "ERROR: Initial reset state failed" {0 0 0};
    %load/vec4 v0x7faa0d8290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d8290e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7faa0d829660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d829660_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 74 "$display", "TEST 2: Releasing reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829220_0, 0, 1;
    %pushi/vec4 291, 0, 17;
    %store/vec4 v0x7faa0d829380_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829180_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 82 "$display", "TEST 3: Asserting reset during operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7faa0d8295b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_8.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7faa0d829500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_8.5;
    %jmp/0xz  T_8.3, 6;
    %vpi_call 2 86 "$display", "ERROR: Reset assertion failed - outputs not zero" {0 0 0};
    %load/vec4 v0x7faa0d8290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d8290e0_0, 0, 32;
T_8.3 ;
    %load/vec4 v0x7faa0d829660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d829660_0, 0, 32;
    %vpi_call 2 92 "$display", "TEST 4: Releasing reset again..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 97 "$display", "TEST 5: Testing multiple reset pulses..." {0 0 0};
    %pushi/vec4 3, 0, 32;
T_8.6 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x7faa0d8295b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_8.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7faa0d829500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_8.10;
    %jmp/0xz  T_8.8, 6;
    %vpi_call 2 102 "$display", "ERROR: Reset pulse failed - outputs not zero" {0 0 0};
    %load/vec4 v0x7faa0d8290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d8290e0_0, 0, 32;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa0d829450_0, 0, 1;
    %delay 500, 0;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7faa0d829660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa0d829660_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faa0d829770_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7faa0d8290e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %vpi_call 2 116 "$display", "PASS: All %0d reset tests passed", v0x7faa0d829660_0 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %jmp T_8.12;
T_8.11 ;
    %vpi_call 2 119 "$display", "FAIL: %0d errors in reset tests", v0x7faa0d8290e0_0 {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
T_8.12 ;
    %end;
    .thread T_8;
    .scope S_0x7faa0d805520;
T_9 ;
    %delay 1000000, 0;
    %load/vec4 v0x7faa0d829770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 2 128 "$display", "ERROR: Testbench timed out" {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
T_9.0 ;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/fjpolo/Workspace/FPGA_DSP-Filters/sintable/test_rtl/simulation/icarus/sintable/../../../../rtl/sintable.v";
