//! Nested Vector Interrupt Controller (NVIC)

pub const DMA0_IRQN: u32 = 0;
pub const DMA1_IRQN: u32 = 1;
pub const DMA2_IRQN: u32 = 2;
pub const DMA3_IRQN: u32 = 3;
pub const DMA4_IRQN: u32 = 4;
pub const DMA5_IRQN: u32 = 5;
pub const DMA6_IRQN: u32 = 6;
pub const DMA7_IRQN: u32 = 7;
pub const DMA8_IRQN: u32 = 8;
pub const DMA9_IRQN: u32 = 9;
pub const DMA10_IRQN: u32 = 10;
pub const DMA11_IRQN: u32 = 11;
pub const DMA12_IRQN: u32 = 12;
pub const DMA13_IRQN: u32 = 13;
pub const DMA14_IRQN: u32 = 14;
pub const DMA15_IRQN: u32 = 15;
pub const DMA_ERROR_IRQN: u32 = 16;
pub const MCM_IRQN: u32 = 17;
pub const FTFC_IRQN: u32 = 18;
pub const READ_COLLISION_IRQN: u32 = 19;
pub const LVD_LVW_IRQN: u32 = 20;
pub const FTFC_FAULT_IRQN: u32 = 21;
pub const WDOG_EWM_IRQN: u32 = 22;
pub const RCM_IRQN: u32 = 23;
pub const LPI2C0_MASTER_IRQN: u32 = 24;
pub const LPI2C0_SLAVE_IRQN: u32 = 25;
pub const LPSPI0_IRQN: u32 = 26;
pub const LPSPI1_IRQN: u32 = 27;
pub const LPSPI2_IRQN: u32 = 28;
pub const LPUART0_RXTX_IRQN: u32 = 31;
pub const LPUART1_RXTX_IRQN: u32 = 33;
pub const LPUART2_RXTX_IRQN: u32 = 35;
pub const ADC0_IRQN: u32 = 39;
pub const ADC1_IRQN: u32 = 40;
pub const CMP0_IRQN: u32 = 41;
pub const ERM_SINGLE_FAULT_IRQN: u32 = 44;
pub const ERM_DOUBLE_FAULT_IRQN: u32 = 45;
pub const RTC_IRQN: u32 = 46;
pub const RTC_SECONDS_IRQN: u32 = 47;
pub const LPIT0_CH0_IRQN: u32 = 48;
pub const LPIT0_CH1_IRQN: u32 = 49;
pub const LPIT0_CH2_IRQN: u32 = 50;
pub const LPIT0_CH3_IRQN: u32 = 51;
pub const PDB0_IRQN: u32 = 52;
pub const SCG_IRQN: u32 = 57;
pub const LPTMR0_IRQN: u32 = 58;
pub const PORTA_IRQN: u32 = 59;
pub const PORTB_IRQN: u32 = 60;
pub const PORTC_IRQN: u32 = 61;
pub const PORTD_IRQN: u32 = 62;
pub const PORTE_IRQN: u32 = 63;
pub const SWI_IRQN: u32 = 64;
pub const PDB1_IRQN: u32 = 68;
pub const FLEXIO_IRQN: u32 = 69;
pub const CAN0_ORED_IRQN: u32 = 78;
pub const CAN0_ERROR_IRQN: u32 = 79;
pub const CAN0_WAKE_UP_IRQN: u32 = 80;
pub const CAN0_ORED_0_15_MB_IRQN: u32 = 81;
pub const CAN0_ORED_16_31_MB_IRQN: u32 = 82;
pub const CAN1_ORED_IRQN: u32 = 85;
pub const CAN1_ERROR_IRQN: u32 = 86;
pub const CAN1_ORED_0_15_MB_IRQN: u32 = 88;
pub const CAN2_ORED_IRQN: u32 = 92;
pub const CAN2_ERROR_IRQN: u32 = 93;
pub const CAN2_ORED_0_15_MB_IRQN: u32 = 95;
pub const FTM0_CH0_CH1_IRQN: u32 = 99;
pub const FTM0_CH2_CH3_IRQN: u32 = 100;
pub const FTM0_CH4_CH5_IRQN: u32 = 101;
pub const FTM0_CH6_CH7_IRQN: u32 = 102;
pub const FTM0_FAULT_IRQN: u32 = 103;
pub const FTM0_OVF_RELOAD_IRQN: u32 = 104;
pub const FTM1_CH0_CH1_IRQN: u32 = 105;
pub const FTM1_CH2_CH3_IRQN: u32 = 106;
pub const FTM1_CH4_CH5_IRQN: u32 = 107;
pub const FTM1_CH6_CH7_IRQN: u32 = 108;
pub const FTM1_FAULT_IRQN: u32 = 109;
pub const FTM1_OVF_RELOAD_IRQN: u32 = 110;
pub const FTM2_CH0_CH1_IRQN: u32 = 111;
pub const FTM2_CH2_CH3_IRQN: u32 = 112;
pub const FTM2_CH4_CH5_IRQN: u32 = 113;
pub const FTM2_CH6_CH7_IRQN: u32 = 114;
pub const FTM2_FAULT_IRQN: u32 = 115;
pub const FTM2_OVF_RELOAD_IRQN: u32 = 116;
pub const FTM3_CH0_CH1_IRQN: u32 = 117;
pub const FTM3_CH2_CH3_IRQN: u32 = 118;
pub const FTM3_CH4_CH5_IRQN: u32 = 119;
pub const FTM3_CH6_CH7_IRQN: u32 = 120;
pub const FTM3_FAULT_IRQN: u32 = 121;
pub const FTM3_OVF_RELOAD_IRQN: u32 = 122;
