TimeQuest Timing Analyzer report for DE2_115_D8M_RTL
Sun Dec 10 16:43:50 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 35. Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 39. Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 53. Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 58. Fast 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_D8M_RTL                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.8%      ;
;     Processor 3            ;   5.8%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D8M_RTL.SDC ; OK     ; Sun Dec 10 16:43:47 2017 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK2_50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK2_50 }                                           ;
; CLOCK3_50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK3_50 }                                           ;
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK_50 }                                            ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz  ; 0.000  ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; pll_ref|altpll_component|auto_generated|pll1|inclk[0] ; { pll_ref|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.705 ; 25.19 MHz ; 0.000  ; 19.852 ; 50.00      ; 135       ; 68          ;       ;        ;           ;            ; false    ; CLOCK2_50 ; pll_ref|altpll_component|auto_generated|pll1|inclk[0] ; { pll_ref|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]      ; { u6|altpll_component|auto_generated|pll1|clk[0] }      ;
; u6|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]      ; { u6|altpll_component|auto_generated|pll1|clk[1] }      ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 70.37 MHz  ; 70.37 MHz       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 146.22 MHz ; 146.22 MHz      ; CLOCK2_50                                           ;      ;
; 150.06 MHz ; 150.06 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 152.25 MHz ; 152.25 MHz      ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -5.338 ; -207.818      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.336  ; 0.000         ;
; CLOCK2_50                                           ; 13.161 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 43.432 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.350 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.368 ; 0.000         ;
; CLOCK2_50                                           ; 0.402 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -4.597 ; -763.733      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.920  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1.774 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.337 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.691  ; 0.000         ;
; CLOCK2_50                                           ; 9.643  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.538 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.701 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.338 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.294      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.329 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.285      ;
; -5.301 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.262      ;
; -5.301 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.262      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.298 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.227     ; 4.254      ;
; -5.292 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.253      ;
; -5.292 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.253      ;
; -5.261 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.222      ;
; -5.261 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 4.222      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.239 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.198      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.232 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.204      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.190      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.231 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.203      ;
; -5.202 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 4.166      ;
; -5.202 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 4.166      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.198 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.211     ; 4.170      ;
; -5.194 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 4.158      ;
; -5.194 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 4.158      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.191 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.166      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.186 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.145      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.173 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.208     ; 4.148      ;
; -5.165 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.124      ;
; -5.165 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.224     ; 4.124      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.336 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.593      ;
; 3.336 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.593      ;
; 3.336 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.593      ;
; 3.336 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.593      ;
; 3.336 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.593      ;
; 3.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.590      ;
; 3.407 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.508     ; 4.033      ;
; 3.418 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 4.020      ;
; 3.418 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 4.020      ;
; 3.418 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 4.020      ;
; 3.418 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 4.020      ;
; 3.418 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 4.020      ;
; 3.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.504      ;
; 3.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.504      ;
; 3.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.504      ;
; 3.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.504      ;
; 3.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.504      ;
; 3.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.501      ;
; 3.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.470 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.461      ;
; 3.527 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.400      ;
; 3.552 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.512     ; 3.884      ;
; 3.571 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.508     ; 3.869      ;
; 3.580 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.347      ;
; 3.584 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.854      ;
; 3.584 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.854      ;
; 3.584 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.854      ;
; 3.584 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.854      ;
; 3.584 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.854      ;
; 3.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.329      ;
; 3.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.329      ;
; 3.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.329      ;
; 3.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.329      ;
; 3.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.329      ;
; 3.605 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.326      ;
; 3.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.321      ;
; 3.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.321      ;
; 3.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.321      ;
; 3.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.321      ;
; 3.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.321      ;
; 3.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 6.318      ;
; 3.656 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.271      ;
; 3.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.271      ;
; 3.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.271      ;
; 3.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.271      ;
; 3.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.271      ;
; 3.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.271      ;
; 3.663 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.268      ;
; 3.676 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.277      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.238      ;
; 3.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.262      ;
; 3.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.262      ;
; 3.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.262      ;
; 3.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.262      ;
; 3.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.262      ;
; 3.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 6.259      ;
; 3.716 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.512     ; 3.720      ;
; 3.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.198      ;
; 3.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.198      ;
; 3.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.198      ;
; 3.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.198      ;
; 3.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.198      ;
; 3.755 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.172      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.757 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.511     ; 3.680      ;
; 3.759 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 6.195      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.149      ;
; 3.779 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.174      ;
; 3.781 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.134      ;
; 3.781 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.134      ;
; 3.781 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.134      ;
; 3.781 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.134      ;
; 3.781 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.134      ;
; 3.786 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.131      ;
; 3.807 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.509     ; 3.632      ;
; 3.813 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.114      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.106      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.106      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.106      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.106      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.106      ;
; 3.819 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.109      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                               ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 13.161 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 6.711      ;
; 13.228 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.643      ;
; 13.356 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 6.516      ;
; 13.404 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 6.468      ;
; 13.448 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.423      ;
; 13.452 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 6.420      ;
; 13.484 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 6.388      ;
; 13.497 ; RESET_DELAY:u2|oRST_2       ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 6.397      ;
; 13.513 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.358      ;
; 13.552 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.319      ;
; 13.597 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.274      ;
; 13.697 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.174      ;
; 13.717 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.154      ;
; 13.788 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.083      ;
; 13.804 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.067      ;
; 13.815 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.056      ;
; 13.832 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.039      ;
; 13.879 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.047      ;
; 13.879 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.047      ;
; 13.879 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.047      ;
; 13.879 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.047      ;
; 13.965 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 5.906      ;
; 13.999 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 5.872      ;
; 14.031 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.895      ;
; 14.031 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.895      ;
; 14.031 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.895      ;
; 14.031 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.895      ;
; 14.035 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.894      ;
; 14.035 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.894      ;
; 14.035 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.894      ;
; 14.035 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.894      ;
; 14.050 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.879      ;
; 14.050 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.879      ;
; 14.050 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.879      ;
; 14.050 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.879      ;
; 14.059 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.870      ;
; 14.059 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.870      ;
; 14.059 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.870      ;
; 14.059 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.870      ;
; 14.071 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 5.800      ;
; 14.095 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 5.776      ;
; 14.162 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.704      ;
; 14.162 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.704      ;
; 14.162 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.704      ;
; 14.162 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.704      ;
; 14.186 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.743      ;
; 14.186 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.743      ;
; 14.186 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.743      ;
; 14.186 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.743      ;
; 14.199 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.727      ;
; 14.199 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.727      ;
; 14.199 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.727      ;
; 14.199 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.727      ;
; 14.207 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.659      ;
; 14.207 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.659      ;
; 14.207 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.659      ;
; 14.207 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.659      ;
; 14.213 ; RESET_DELAY:u2|Cont[28]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.659      ;
; 14.216 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.650      ;
; 14.216 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.650      ;
; 14.216 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.650      ;
; 14.216 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.650      ;
; 14.239 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.690      ;
; 14.239 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.690      ;
; 14.239 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.690      ;
; 14.239 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.690      ;
; 14.271 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.592      ;
; 14.271 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.592      ;
; 14.271 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.592      ;
; 14.271 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.592      ;
; 14.317 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.609      ;
; 14.317 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.609      ;
; 14.317 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.609      ;
; 14.317 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.609      ;
; 14.331 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.535      ;
; 14.331 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.535      ;
; 14.331 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.535      ;
; 14.331 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.535      ;
; 14.357 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.572      ;
; 14.357 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.572      ;
; 14.357 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.572      ;
; 14.357 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.572      ;
; 14.377 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.552      ;
; 14.377 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.552      ;
; 14.377 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.552      ;
; 14.377 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 5.552      ;
; 14.393 ; RESET_DELAY:u2|Cont[30]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.479      ;
; 14.396 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.470      ;
; 14.396 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.470      ;
; 14.396 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.470      ;
; 14.396 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.470      ;
; 14.423 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.440      ;
; 14.423 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.440      ;
; 14.423 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.440      ;
; 14.423 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.440      ;
; 14.427 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.439      ;
; 14.427 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.439      ;
; 14.427 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.439      ;
; 14.427 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.439      ;
; 14.442 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 5.424      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.432 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.484      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.440 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.476      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.718 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.199      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.726 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 6.191      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.799 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.117      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.813 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.103      ;
; 43.833 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.083      ;
; 43.833 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.083      ;
; 43.833 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.083      ;
; 43.833 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.083      ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.350 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.022      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.031      ;
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.036      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.058      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.065      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.066      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.694      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.695      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.698      ;
; 0.417 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.698      ;
; 0.417 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.699      ;
; 0.417 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.699      ;
; 0.417 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.698      ;
; 0.428 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.368 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.025      ;
; 0.368 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.026      ;
; 0.376 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.034      ;
; 0.378 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.036      ;
; 0.384 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[1]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.041      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.047      ;
; 0.393 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.050      ;
; 0.395 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.052      ;
; 0.395 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.053      ;
; 0.397 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.051      ;
; 0.399 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.053      ;
; 0.403 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                    ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                               ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.411 ; RAW2RGB_J:u4|mX_Cont[1]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.065      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.414 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.076      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; RAW2RGB_J:u4|mX_Cont[4]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.061      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.699      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.698      ;
; 0.418 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.080      ;
; 0.418 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.098      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.097      ;
; 0.422 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.097      ;
; 0.423 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.092      ;
; 0.424 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.070      ;
; 0.425 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.094      ;
; 0.426 ; VGA_Controller:u1|oAddress[3]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.083      ;
; 0.426 ; VGA_Controller:u1|oAddress[3]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.084      ;
; 0.426 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.101      ;
; 0.428 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.108      ;
; 0.429 ; RAW2RGB_J:u4|mX_Cont[9]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.091      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ball_detector:ball_u1|red_frame:u1|line_of_max[1]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[1]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ball_detector:ball_u1|red_frame:u1|line_of_max[4]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[4]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.100      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; ball_detector:ball_u1|red_frame:u1|line_of_max[6]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[6]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.091      ;
; 0.434 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.092      ;
; 0.434 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.443 ; VGA_Controller:u1|oCoord_X[0]                                                                                                                              ; VGA_Controller:u1|oAddress[0]                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.090      ;
; 0.448 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.110      ;
; 0.449 ; RAW2RGB_J:u4|mX_Cont[9]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.095      ;
; 0.450 ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[11]                                                                                                                       ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[11]                                                                                                                                    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.714      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[2]                                                                                                    ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|NUM_L[2]                                                                                                             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.132      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.674      ;
; 0.437 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.704      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.712      ;
; 0.460 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.725      ;
; 0.600 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.867      ;
; 0.616 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.881      ;
; 0.624 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.891      ;
; 0.634 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.634 ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.641 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.651 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.919      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[11]                                                ; FpsMonitor:uFps|sec_cnt[11]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[13]                                                ; FpsMonitor:uFps|sec_cnt[13]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[22]                                                ; FpsMonitor:uFps|sec_cnt[22]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; RESET_DELAY:u2|Cont[2]                                                     ; RESET_DELAY:u2|Cont[2]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[3]                                                     ; RESET_DELAY:u2|Cont[3]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FpsMonitor:uFps|sec_cnt[15]                                                ; FpsMonitor:uFps|sec_cnt[15]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FpsMonitor:uFps|sec_cnt[16]                                                ; FpsMonitor:uFps|sec_cnt[16]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FpsMonitor:uFps|sec_cnt[18]                                                ; FpsMonitor:uFps|sec_cnt[18]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[11]                                                    ; RESET_DELAY:u2|Cont[11]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[12]                                                    ; RESET_DELAY:u2|Cont[12]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FpsMonitor:uFps|sec_cnt[25]                                                ; FpsMonitor:uFps|sec_cnt[25]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FpsMonitor:uFps|sec_cnt[17]                                                ; FpsMonitor:uFps|sec_cnt[17]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; RESET_DELAY:u2|Cont[24]                                                    ; RESET_DELAY:u2|Cont[24]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[26]                                                    ; RESET_DELAY:u2|Cont[26]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[28]                                                    ; RESET_DELAY:u2|Cont[28]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[14]                                                ; FpsMonitor:uFps|sec_cnt[14]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.681 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.365      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.597 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.955     ; 3.865      ;
; -4.581 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.952     ; 3.852      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.450 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.246     ; 3.387      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.437 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.268     ; 3.352      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.433 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.242     ; 3.374      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.258     ; 3.357      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.432 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.256     ; 3.359      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.877     ; 3.359      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.877     ; 3.359      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.877     ; 3.359      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.877     ; 3.359      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.885     ; 3.351      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.883     ; 3.353      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.883     ; 3.353      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.883     ; 3.353      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.883     ; 3.353      ;
; -4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.883     ; 3.353      ;
; -4.024 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.855     ; 3.352      ;
; -4.024 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.855     ; 3.352      ;
; -4.024 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.855     ; 3.352      ;
; -4.024 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.855     ; 3.352      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.020 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.829     ; 3.374      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
; -4.017 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.845     ; 3.355      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.920 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 3.826      ;
; 3.921 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.256     ; 3.811      ;
; 3.923 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 3.802      ;
; 3.924 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.816      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 3.371      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.367      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.369      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.373      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.373      ;
; 4.052 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.373      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.372      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.533     ; 3.362      ;
; 4.053 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 3.364      ;
; 4.055 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.519     ; 3.374      ;
; 4.055 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.519     ; 3.374      ;
; 4.055 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.524     ; 3.369      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.351      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.538     ; 3.353      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.345      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.538     ; 3.353      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.536     ; 3.355      ;
; 4.057 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.538     ; 3.353      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                   ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.774 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.338      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.793 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.207     ; 1.812      ;
; 1.848 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.234     ; 1.840      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[14]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[15]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[13]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[16]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[18]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[17]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[10]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[11]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[12]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.223     ; 1.876      ;
; 1.906 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.256     ; 1.876      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.517      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 1.983 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.548      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.231 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVRequest                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.797      ;
; 2.233 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.659     ; 1.800      ;
; 2.254 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.812      ;
; 2.254 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.812      ;
; 2.254 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.812      ;
; 2.254 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.812      ;
; 2.254 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.812      ;
; 2.281 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.667     ; 1.840      ;
; 2.281 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.667     ; 1.840      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 2.306 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.668     ; 1.864      ;
; 3.184 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.226     ; 3.184      ;
; 3.184 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.226     ; 3.184      ;
; 3.184 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.226     ; 3.184      ;
; 3.184 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.226     ; 3.184      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.138      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.138      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 3.139      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 3.137      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.337 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 3.134      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.132      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.494     ; 3.130      ;
; 4.338 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.494     ; 3.130      ;
; 4.352 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 3.171      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 3.153      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 3.147      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.157      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 3.151      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 3.153      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.157      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 3.165      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 3.161      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 3.161      ;
; 4.353 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 3.165      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.373 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.527     ; 3.132      ;
; 4.388 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.519     ; 3.155      ;
; 4.388 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.511     ; 3.163      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.909     ; 3.146      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.925     ; 3.130      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.932     ; 3.123      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.916     ; 3.139      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.924     ; 3.131      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.138      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.138      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.138      ;
; 4.769 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.138      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
Worst Case Available Settling Time: 8.162 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 76.69 MHz  ; 76.69 MHz       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 160.49 MHz ; 160.49 MHz      ; CLOCK2_50                                           ;      ;
; 165.98 MHz ; 165.98 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 166.22 MHz ; 166.22 MHz      ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -4.863 ; -188.601      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.975  ; 0.000         ;
; CLOCK2_50                                           ; 13.769 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 43.984 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.338 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.349 ; 0.000         ;
; CLOCK2_50                                           ; 0.353 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -4.078 ; -674.436      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.589  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1.588 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.835 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.685  ; 0.000         ;
; CLOCK2_50                                           ; 9.633  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.533 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.703 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.863 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.966      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.856 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.959      ;
; -4.833 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.941      ;
; -4.833 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.941      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.832 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 3.935      ;
; -4.826 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.934      ;
; -4.826 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.934      ;
; -4.802 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.910      ;
; -4.802 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.076     ; 3.910      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.733 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.840      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.726 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.849      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.724 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.831      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.721 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.840      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.712 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.835      ;
; -4.703 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 3.815      ;
; -4.703 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 3.815      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.700 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.065     ; 3.819      ;
; -4.694 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 3.806      ;
; -4.694 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 3.806      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.681 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.788      ;
; -4.665 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.788      ;
; -4.665 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.061     ; 3.788      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.975 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.969      ;
; 3.982 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.962      ;
; 3.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.957      ;
; 3.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.957      ;
; 3.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.957      ;
; 3.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.957      ;
; 3.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.957      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.739      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.739      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.739      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.739      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.216     ; 3.741      ;
; 3.992 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.739      ;
; 3.992 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.950      ;
; 3.992 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.950      ;
; 3.992 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.950      ;
; 3.992 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.950      ;
; 3.992 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.950      ;
; 4.099 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.845      ;
; 4.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.833      ;
; 4.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.833      ;
; 4.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.833      ;
; 4.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.833      ;
; 4.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.833      ;
; 4.132 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.808      ;
; 4.132 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.812      ;
; 4.139 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.801      ;
; 4.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.800      ;
; 4.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.800      ;
; 4.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.800      ;
; 4.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.800      ;
; 4.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.800      ;
; 4.170 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.220     ; 3.559      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.560      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.560      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.560      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.560      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.216     ; 3.562      ;
; 4.171 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 3.560      ;
; 4.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.775      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 5.777      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.775      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.775      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.775      ;
; 4.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.775      ;
; 4.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.752      ;
; 4.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.752      ;
; 4.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.752      ;
; 4.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.752      ;
; 4.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.752      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.731      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 5.733      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.731      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.731      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.731      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.731      ;
; 4.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 5.710      ;
; 4.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.684      ;
; 4.289 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.651      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.644      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.664      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 5.666      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.664      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.664      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.664      ;
; 4.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.664      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.321 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.219     ; 3.409      ;
; 4.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.603      ;
; 4.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 5.621      ;
; 4.349 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.220     ; 3.380      ;
; 4.363 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.568      ;
; 4.366 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.595      ;
; 4.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.571      ;
; 4.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.556      ;
; 4.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.556      ;
; 4.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.556      ;
; 4.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.556      ;
; 4.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.556      ;
; 4.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.559      ;
; 4.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.559      ;
; 4.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.559      ;
; 4.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.559      ;
; 4.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.559      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 13.769 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 6.114      ;
; 13.869 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 6.014      ;
; 13.939 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.944      ;
; 13.974 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.909      ;
; 14.008 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.875      ;
; 14.026 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.857      ;
; 14.088 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.795      ;
; 14.093 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.790      ;
; 14.144 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.739      ;
; 14.157 ; RESET_DELAY:u2|oRST_2       ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 5.749      ;
; 14.161 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.722      ;
; 14.262 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.621      ;
; 14.287 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.596      ;
; 14.343 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.540      ;
; 14.353 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.530      ;
; 14.354 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.529      ;
; 14.362 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.576      ;
; 14.362 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.576      ;
; 14.362 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.576      ;
; 14.362 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.576      ;
; 14.384 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.499      ;
; 14.490 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.448      ;
; 14.490 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.448      ;
; 14.490 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.448      ;
; 14.490 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.448      ;
; 14.496 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.445      ;
; 14.496 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.445      ;
; 14.496 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.445      ;
; 14.496 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.445      ;
; 14.502 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.439      ;
; 14.502 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.439      ;
; 14.502 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.439      ;
; 14.502 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.439      ;
; 14.504 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.437      ;
; 14.504 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.437      ;
; 14.504 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.437      ;
; 14.504 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.437      ;
; 14.505 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.378      ;
; 14.532 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.117     ; 5.350      ;
; 14.570 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.313      ;
; 14.631 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.307      ;
; 14.631 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.307      ;
; 14.631 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.307      ;
; 14.631 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.307      ;
; 14.634 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.307      ;
; 14.634 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.307      ;
; 14.634 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.307      ;
; 14.634 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.307      ;
; 14.637 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.246      ;
; 14.651 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.225      ;
; 14.651 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.225      ;
; 14.651 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.225      ;
; 14.651 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.225      ;
; 14.656 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.285      ;
; 14.656 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.285      ;
; 14.656 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.285      ;
; 14.656 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.285      ;
; 14.694 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.182      ;
; 14.694 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.182      ;
; 14.694 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.182      ;
; 14.694 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.182      ;
; 14.702 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.174      ;
; 14.702 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.174      ;
; 14.702 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.174      ;
; 14.702 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.174      ;
; 14.709 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.164      ;
; 14.709 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.164      ;
; 14.709 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.164      ;
; 14.709 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.164      ;
; 14.725 ; RESET_DELAY:u2|Cont[28]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 5.158      ;
; 14.743 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.195      ;
; 14.743 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.195      ;
; 14.743 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.195      ;
; 14.743 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 5.195      ;
; 14.768 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.173      ;
; 14.768 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.173      ;
; 14.768 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.173      ;
; 14.768 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.173      ;
; 14.798 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.143      ;
; 14.798 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.143      ;
; 14.798 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.143      ;
; 14.798 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.143      ;
; 14.810 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.066      ;
; 14.810 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.066      ;
; 14.810 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.066      ;
; 14.810 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.066      ;
; 14.837 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.036      ;
; 14.837 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.036      ;
; 14.837 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.036      ;
; 14.837 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 5.036      ;
; 14.843 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.033      ;
; 14.843 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.033      ;
; 14.843 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.033      ;
; 14.843 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.033      ;
; 14.849 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.027      ;
; 14.849 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.027      ;
; 14.849 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.027      ;
; 14.849 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.027      ;
; 14.851 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.025      ;
; 14.851 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 5.025      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 43.984 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.941      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.002 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.923      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.256 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.669      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.259 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.668      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.277 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 5.650      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.302 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.623      ;
; 44.318 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.607      ;
; 44.318 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.607      ;
; 44.318 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.607      ;
; 44.318 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.607      ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.355 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                    ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                               ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.372 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.962      ;
; 0.374 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.964      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[1]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.970      ;
; 0.381 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.971      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.973      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.642      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.640      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.640      ;
; 0.386 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.975      ;
; 0.388 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.977      ;
; 0.395 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.985      ;
; 0.395 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.985      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; ball_detector:ball_u1|red_frame:u1|line_of_max[4]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[4]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.984      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; ball_detector:ball_u1|red_frame:u1|line_of_max[1]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[1]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.986      ;
; 0.401 ; ball_detector:ball_u1|red_frame:u1|line_of_max[6]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[6]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; VGA_Controller:u1|oCoord_X[0]                                                                                                                              ; VGA_Controller:u1|oAddress[0]                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.643      ;
; 0.406 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 0.999      ;
; 0.408 ; RAW2RGB_J:u4|mX_Cont[4]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.985      ;
; 0.408 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.021      ;
; 0.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 1.002      ;
; 0.412 ; RAW2RGB_J:u4|mX_Cont[1]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.998      ;
; 0.413 ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|rS                                                                                                        ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[1]                                                                                                               ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.657      ;
; 0.413 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.020      ;
; 0.413 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.020      ;
; 0.413 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.014      ;
; 0.415 ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[2]                                                                                                    ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|NUM_L[2]                                                                                                             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[11]                                                                                                                       ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[11]                                                                                                                                    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.656      ;
; 0.415 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.016      ;
; 0.416 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.023      ;
; 0.417 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.030      ;
; 0.417 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                ; VGA_Controller:u1|oCoord_Y[0]                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.995      ;
; 0.419 ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|rS                                                                                                        ; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[5]                                                                                                               ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.663      ;
; 0.419 ; RAW2RGB_J:u4|mX_Cont[9]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 1.012      ;
; 0.421 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.022      ;
; 0.424 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.666      ;
; 0.426 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 1.015      ;
; 0.426 ; VGA_Controller:u1|oAddress[3]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 1.016      ;
; 0.428 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 1.017      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.349 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.953      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.961      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.963      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.638      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.638      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.988      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.638      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.641      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.640      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.640      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.639      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.642      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.640      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.642      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.640      ;
; 0.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.641      ;
; 0.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.642      ;
; 0.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.641      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.994      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.994      ;
; 0.393 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.395 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                     ; Sdram_Control:u7|BA[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[16]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                       ; Sdram_Control:u7|CKE                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                             ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[15]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[14]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[11]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.608      ;
; 0.398 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.646      ;
; 0.411 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.654      ;
; 0.424 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.665      ;
; 0.549 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.792      ;
; 0.565 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.806      ;
; 0.570 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.811      ;
; 0.572 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.813      ;
; 0.578 ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.822      ;
; 0.580 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.824      ;
; 0.586 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.596 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[3]                                                     ; RESET_DELAY:u2|Cont[3]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FpsMonitor:uFps|sec_cnt[22]                                                ; FpsMonitor:uFps|sec_cnt[22]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[11]                                                    ; RESET_DELAY:u2|Cont[11]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; FpsMonitor:uFps|sec_cnt[16]                                                ; FpsMonitor:uFps|sec_cnt[16]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; RESET_DELAY:u2|Cont[2]                                                     ; RESET_DELAY:u2|Cont[2]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[31]                                                    ; RESET_DELAY:u2|Cont[31]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; FpsMonitor:uFps|sec_cnt[11]                                                ; FpsMonitor:uFps|sec_cnt[11]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FpsMonitor:uFps|sec_cnt[13]                                                ; FpsMonitor:uFps|sec_cnt[13]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FpsMonitor:uFps|sec_cnt[18]                                                ; FpsMonitor:uFps|sec_cnt[18]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[12]                                                    ; RESET_DELAY:u2|Cont[12]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FpsMonitor:uFps|sec_cnt[15]                                                ; FpsMonitor:uFps|sec_cnt[15]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[17]                                                    ; RESET_DELAY:u2|Cont[17]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[24]                                                    ; RESET_DELAY:u2|Cont[24]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[26]                                                    ; RESET_DELAY:u2|Cont[26]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[28]                                                    ; RESET_DELAY:u2|Cont[28]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FpsMonitor:uFps|sec_cnt[25]                                                ; FpsMonitor:uFps|sec_cnt[25]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.353 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.623 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.899 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.143      ;
; 0.899 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.901 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.145      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.226      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.237      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.237      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.239      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.078 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.847     ; 3.446      ;
; -4.062 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.843     ; 3.434      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.929 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.102     ; 3.011      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.917 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.122     ; 2.979      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.114     ; 2.986      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.097     ; 3.003      ;
; -3.916 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.112     ; 2.988      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.767     ; 2.988      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.767     ; 2.988      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.767     ; 2.988      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.767     ; 2.988      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.775     ; 2.980      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.773     ; 2.982      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.773     ; 2.982      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.773     ; 2.982      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.773     ; 2.982      ;
; -3.571 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.773     ; 2.982      ;
; -3.537 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.742     ; 2.979      ;
; -3.537 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.742     ; 2.979      ;
; -3.537 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.742     ; 2.979      ;
; -3.537 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.742     ; 2.979      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.717     ; 3.003      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.717     ; 3.003      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.717     ; 3.003      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.717     ; 3.003      ;
; -3.536 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.719     ; 3.001      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
; -3.534 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.734     ; 2.984      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.589 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.992     ; 3.399      ;
; 4.591 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.985     ; 3.404      ;
; 4.591 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.008     ; 3.381      ;
; 4.592 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.999     ; 3.389      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.234     ; 2.995      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.991      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.236     ; 2.993      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.997      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.997      ;
; 4.720 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.997      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.232     ; 2.996      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.242     ; 2.986      ;
; 4.721 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.240     ; 2.988      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.245     ; 2.982      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.980      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.245     ; 2.982      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.245     ; 2.982      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.243     ; 2.984      ;
; 4.722 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.231     ; 2.996      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 2.978      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.980      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.254     ; 2.972      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.254     ; 2.972      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.254     ; 2.972      ;
; 4.723 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.254     ; 2.972      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.588 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.220      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.606 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.160     ; 1.657      ;
; 1.657 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.186     ; 1.682      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[14]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[15]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[13]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[16]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[18]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[17]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[10]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[11]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.683 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[12]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.176     ; 1.718      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 1.718      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.760 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.391      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.789 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.422      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.993 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVRequest                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.627      ;
; 1.995 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.577     ; 1.629      ;
; 2.032 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.586     ; 1.657      ;
; 2.032 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.586     ; 1.657      ;
; 2.032 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.586     ; 1.657      ;
; 2.032 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.586     ; 1.657      ;
; 2.032 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.586     ; 1.657      ;
; 2.056 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.682      ;
; 2.056 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.682      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.086 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.585     ; 1.712      ;
; 2.820 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 2.850      ;
; 2.820 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 2.850      ;
; 2.820 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 2.850      ;
; 2.820 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 2.850      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 2.796      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.301     ; 2.805      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.301     ; 2.805      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 2.807      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 2.796      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.301     ; 2.805      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.835 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.305     ; 2.801      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.836 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.308     ; 2.799      ;
; 3.848 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 2.837      ;
; 3.849 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 2.831      ;
; 3.849 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 2.827      ;
; 3.849 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 2.827      ;
; 3.849 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 2.831      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.300     ; 2.821      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.306     ; 2.815      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.296     ; 2.825      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 2.819      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.300     ; 2.821      ;
; 3.850 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.296     ; 2.825      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.871 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.343     ; 2.799      ;
; 3.884 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.326     ; 2.829      ;
; 3.885 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 2.823      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.805      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.813      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.231 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.806      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
; 4.232 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.705     ; 2.798      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
Worst Case Available Settling Time: 8.314 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -2.542 ; -99.025       ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 6.479  ; 0.000         ;
; CLOCK2_50                                           ; 16.461 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 46.792 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.141 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.157 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; CLOCK2_50                                           ; 0.181 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -2.379 ; -395.986      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 6.743  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.900 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 2.277 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.752  ; 0.000         ;
; CLOCK2_50                                           ; 9.272  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.611 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.774 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.542 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.024      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.541 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.023      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.523 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 2.005      ;
; -2.517 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.002      ;
; -2.517 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.002      ;
; -2.516 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.001      ;
; -2.516 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.001      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.515 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 2.000      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.509 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 2.005      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.508 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.993      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.506 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.991      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.502 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.998      ;
; -2.498 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.983      ;
; -2.498 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.983      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.493 ; AUTO_FOCUS_ON:vd|PULSE[29] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.676     ; 1.989      ;
; -2.491 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.979      ;
; -2.491 ; AUTO_FOCUS_ON:vd|PULSE[20] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.979      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.487 ; AUTO_FOCUS_ON:vd|PULSE[25] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.687     ; 1.972      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.485 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.978      ;
; -2.484 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.972      ;
; -2.484 ; AUTO_FOCUS_ON:vd|PULSE[22] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[23] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.972      ;
; -2.484 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.977      ;
; -2.484 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.679     ; 1.977      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.479 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.362     ; 2.096      ;
; 6.484 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 2.089      ;
; 6.484 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 2.089      ;
; 6.484 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 2.089      ;
; 6.484 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 2.089      ;
; 6.484 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 2.089      ;
; 6.544 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.027      ;
; 6.597 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.362     ; 1.978      ;
; 6.602 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 1.971      ;
; 6.602 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 1.971      ;
; 6.602 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 1.971      ;
; 6.602 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 1.971      ;
; 6.602 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.364     ; 1.971      ;
; 6.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.312      ;
; 6.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.312      ;
; 6.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.312      ;
; 6.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.312      ;
; 6.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.312      ;
; 6.650 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.312      ;
; 6.662 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 1.909      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.672 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.900      ;
; 6.699 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.875      ;
; 6.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.248      ;
; 6.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.248      ;
; 6.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.248      ;
; 6.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.248      ;
; 6.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.248      ;
; 6.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.248      ;
; 6.749 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.209      ;
; 6.754 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.820      ;
; 6.754 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.820      ;
; 6.754 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.820      ;
; 6.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.196      ;
; 6.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.196      ;
; 6.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.196      ;
; 6.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.196      ;
; 6.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.196      ;
; 6.766 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.196      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.790 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.365     ; 1.782      ;
; 6.809 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.174      ;
; 6.813 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.145      ;
; 6.814 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.167      ;
; 6.814 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.167      ;
; 6.814 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.167      ;
; 6.814 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.167      ;
; 6.814 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.167      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.815 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.144      ;
; 6.817 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.757      ;
; 6.836 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.146      ;
; 6.839 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.144      ;
; 6.844 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.137      ;
; 6.844 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.137      ;
; 6.844 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.137      ;
; 6.844 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.137      ;
; 6.844 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.137      ;
; 6.850 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.724      ;
; 6.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.109      ;
; 6.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.109      ;
; 6.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.109      ;
; 6.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.109      ;
; 6.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.109      ;
; 6.853 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.109      ;
; 6.856 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mRD        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.126      ;
; 6.865 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.093      ;
; 6.872 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.702      ;
; 6.872 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.702      ;
; 6.872 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.363     ; 1.702      ;
; 6.872 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.111      ;
; 6.874 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mLENGTH[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.105      ;
; 6.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.104      ;
; 6.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.104      ;
; 6.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.104      ;
; 6.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.104      ;
; 6.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.104      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.072      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.072      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.072      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.072      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.072      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
; 6.879 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.080      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 16.461 ; RESET_DELAY:u2|oRST_2       ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 3.470      ;
; 16.468 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.438      ;
; 16.510 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.396      ;
; 16.572 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.334      ;
; 16.589 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.317      ;
; 16.618 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.288      ;
; 16.622 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.284      ;
; 16.629 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.277      ;
; 16.649 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.257      ;
; 16.678 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.228      ;
; 16.683 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.223      ;
; 16.743 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.163      ;
; 16.758 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.148      ;
; 16.784 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.122      ;
; 16.804 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.102      ;
; 16.835 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.071      ;
; 16.854 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.052      ;
; 16.896 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 3.010      ;
; 16.917 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.989      ;
; 16.923 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.983      ;
; 16.944 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.010      ;
; 16.944 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.010      ;
; 16.944 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.010      ;
; 16.944 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.010      ;
; 16.980 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.926      ;
; 17.002 ; RESET_DELAY:u2|Cont[28]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.904      ;
; 17.015 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.939      ;
; 17.015 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.939      ;
; 17.015 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.939      ;
; 17.015 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.939      ;
; 17.048 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.909      ;
; 17.048 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.909      ;
; 17.048 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.909      ;
; 17.048 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.909      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.052 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.905      ;
; 17.095 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.859      ;
; 17.095 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.859      ;
; 17.095 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.859      ;
; 17.095 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.859      ;
; 17.098 ; RESET_DELAY:u2|Cont[30]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.808      ;
; 17.110 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.781      ;
; 17.110 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.781      ;
; 17.110 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.781      ;
; 17.110 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.781      ;
; 17.119 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.775      ;
; 17.119 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.775      ;
; 17.119 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.775      ;
; 17.119 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.775      ;
; 17.126 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.831      ;
; 17.126 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.831      ;
; 17.126 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.831      ;
; 17.126 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.831      ;
; 17.130 ; RESET_DELAY:u2|Cont[25]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.776      ;
; 17.136 ; RESET_DELAY:u2|Cont[27]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.770      ;
; 17.139 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.818      ;
; 17.139 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.818      ;
; 17.139 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.818      ;
; 17.139 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.818      ;
; 17.152 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.802      ;
; 17.152 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.802      ;
; 17.152 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.802      ;
; 17.152 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.802      ;
; 17.156 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.738      ;
; 17.156 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.738      ;
; 17.156 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.738      ;
; 17.156 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.738      ;
; 17.163 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.731      ;
; 17.163 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.731      ;
; 17.163 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.731      ;
; 17.163 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.731      ;
; 17.178 ; RESET_DELAY:u2|Cont[31]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 2.728      ;
; 17.181 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.710      ;
; 17.181 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.710      ;
; 17.181 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.710      ;
; 17.181 ; FpsMonitor:uFps|sec_cnt[22] ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 2.710      ;
; 17.197 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.760      ;
; 17.197 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.760      ;
; 17.197 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.760      ;
; 17.197 ; FpsMonitor:uFps|sec_cnt[7]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.760      ;
; 17.205 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.689      ;
; 17.205 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.689      ;
; 17.205 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.689      ;
; 17.205 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_l[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.689      ;
; 17.214 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.680      ;
; 17.214 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.680      ;
; 17.214 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.680      ;
; 17.214 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_l[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.680      ;
; 17.215 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.742      ;
; 17.215 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.742      ;
; 17.215 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.742      ;
; 17.215 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.742      ;
; 17.218 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.676      ;
; 17.218 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_l[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 2.676      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.792 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 3.150      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.955 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.990      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.975 ; CLOCKMEM:ck2|CLK_DELAY[0] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.967      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.976 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.966      ;
; 46.991 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.951      ;
; 46.991 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.951      ;
; 46.991 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.951      ;
; 46.991 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 2.951      ;
+--------+---------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.141 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.482      ;
; 0.144 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.485      ;
; 0.147 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.490      ;
; 0.155 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.498      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.501      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.501      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.316      ;
; 0.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.317      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                       ; Sdram_Control:u7|CKE                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                             ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                     ; Sdram_Control:u7|BA[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[16]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[15]                                                                                                                                   ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.157 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; VGA_Controller:u1|oAddress[7]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.485      ;
; 0.160 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.489      ;
; 0.162 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[1]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.491      ;
; 0.166 ; VGA_Controller:u1|oAddress[2]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; VGA_Controller:u1|oAddress[4]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.502      ;
; 0.170 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 0.522      ;
; 0.171 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.500      ;
; 0.172 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[5]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.504      ;
; 0.172 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; RAW2RGB_J:u4|mX_Cont[3]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.521      ;
; 0.175 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.522      ;
; 0.176 ; RAW2RGB_J:u4|mX_Cont[1]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.516      ;
; 0.177 ; RAW2RGB_J:u4|mX_Cont[4]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 0.494      ;
; 0.177 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 0.529      ;
; 0.177 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.517      ;
; 0.178 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.524      ;
; 0.179 ; RAW2RGB_J:u4|mX_Cont[9]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.511      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.521      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[0]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                ; ball_detector:ball_u1|red_frame:u1|state[1]                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_Controller:u1|oAddress[3]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~portb_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.512      ;
; 0.183 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 0.500      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; VGA_Controller:u1|oAddress[3]                                                                                                                              ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.511      ;
; 0.184 ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                    ; RAW2RGB_J:u4|mY_Cont[0]                                                                                                                                               ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]            ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.317      ;
; 0.185 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a3~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 0.537      ;
; 0.186 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.515      ;
; 0.187 ; ball_detector:ball_u1|Mod_counter:h_count|r_reg[2]                                                                                                         ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.514      ;
; 0.188 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.520      ;
; 0.189 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.521      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; ball_detector:ball_u1|red_frame:u1|line_of_max[4]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[4]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; RAW2RGB_J:u4|mX_Cont[5]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 0.507      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; ball_detector:ball_u1|red_frame:u1|line_of_max[1]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[1]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; RAW2RGB_J:u4|mX_Cont[9]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 0.508      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]             ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; ball_detector:ball_u1|red_frame:u1|line_of_max[6]                                                                                                          ; ball_detector:ball_u1|red_frame:u1|horz_line[6]                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; RAW2RGB_J:u4|mX_Cont[10]                                                                                                                                   ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.533      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.317      ;
; 0.195 ; RAW2RGB_J:u4|mX_Cont[6]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a7~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.541      ;
; 0.196 ; RAW2RGB_J:u4|mX_Cont[8]                                                                                                                                    ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ram_block1a0~porta_address_reg0                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.528      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.180 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.297 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.310 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.498 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.626      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.638      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.638      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.318      ;
; 0.198 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.324      ;
; 0.206 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.329      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.262 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.388      ;
; 0.274 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.397      ;
; 0.277 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.400      ;
; 0.280 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.403      ;
; 0.288 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; AUTO_FOCUS_ON:vd|PULSE[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.293 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.297 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; AUTO_FOCUS_ON:vd|PULSE[15]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; RESET_DELAY:u2|Cont[31]                                                    ; RESET_DELAY:u2|Cont[31]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; AUTO_FOCUS_ON:vd|PULSE[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; AUTO_FOCUS_ON:vd|PULSE[16]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; AUTO_FOCUS_ON:vd|PULSE[22]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[13]                                                ; FpsMonitor:uFps|sec_cnt[13]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[22]                                                ; FpsMonitor:uFps|sec_cnt[22]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[2]                                                     ; RESET_DELAY:u2|Cont[2]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[3]                                                     ; RESET_DELAY:u2|Cont[3]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[17]                                                    ; RESET_DELAY:u2|Cont[17]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[24]                                                    ; RESET_DELAY:u2|Cont[24]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; AUTO_FOCUS_ON:vd|PULSE[18]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; AUTO_FOCUS_ON:vd|PULSE[12]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; AUTO_FOCUS_ON:vd|PULSE[20]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; FpsMonitor:uFps|sec_cnt[5]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[11]                                                ; FpsMonitor:uFps|sec_cnt[11]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[14]                                                ; FpsMonitor:uFps|sec_cnt[14]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[15]                                                ; FpsMonitor:uFps|sec_cnt[15]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[16]                                                ; FpsMonitor:uFps|sec_cnt[16]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[17]                                                ; FpsMonitor:uFps|sec_cnt[17]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[18]                                                ; FpsMonitor:uFps|sec_cnt[18]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[25]                                                    ; RESET_DELAY:u2|Cont[25]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.379 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.572     ; 2.001      ;
; -2.369 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.568     ; 1.995      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.334 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.713     ; 1.793      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.327 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.733     ; 1.766      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.325 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.708     ; 1.789      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.724     ; 1.772      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.324 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.722     ; 1.774      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.544     ; 1.774      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.544     ; 1.774      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.544     ; 1.774      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.544     ; 1.774      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.552     ; 1.766      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.550     ; 1.768      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.550     ; 1.768      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.550     ; 1.768      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.550     ; 1.768      ;
; -2.146 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.550     ; 1.768      ;
; -2.133 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.539     ; 1.766      ;
; -2.133 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.539     ; 1.766      ;
; -2.133 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.539     ; 1.766      ;
; -2.133 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.539     ; 1.766      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.514     ; 1.789      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.514     ; 1.789      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.514     ; 1.789      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.514     ; 1.789      ;
; -2.131 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.515     ; 1.788      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
; -2.130 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.532     ; 1.770      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.743 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.242     ; 1.974      ;
; 6.743 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.249     ; 1.967      ;
; 6.744 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.256     ; 1.959      ;
; 6.745 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.263     ; 1.951      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 1.778      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 1.777      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.774      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 1.770      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.383     ; 1.772      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 1.776      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 1.780      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 1.780      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 1.783      ;
; 6.782 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 1.780      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 1.766      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 1.768      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.394     ; 1.760      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.394     ; 1.760      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.394     ; 1.760      ;
; 6.783 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.394     ; 1.760      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.900 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.634      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.915 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 0.860      ;
; 0.932 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.191     ; 0.865      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[14]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[15]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[13]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[16]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[18]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[17]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[10]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[11]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.940 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[12]                                                                                                                           ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.879      ;
; 0.954 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.199     ; 0.879      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oAddress[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_X[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[0]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 0.988 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.723      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[9]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[8]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[7]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[6]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[5]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[4]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[3]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oCoord_Y[1]                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.097 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVRequest                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.832      ;
; 1.099 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.834      ;
; 1.129 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.860      ;
; 1.129 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.860      ;
; 1.129 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.860      ;
; 1.129 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.860      ;
; 1.129 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.860      ;
; 1.136 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.395     ; 0.865      ;
; 1.136 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.395     ; 0.865      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.155 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.393     ; 0.886      ;
; 1.725 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.218     ; 1.631      ;
; 1.725 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.218     ; 1.631      ;
; 1.725 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.218     ; 1.631      ;
; 1.725 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.218     ; 1.631      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.856     ; 1.605      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.277 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.599      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.596      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.868     ; 1.594      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.859     ; 1.603      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.859     ; 1.603      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.868     ; 1.594      ;
; 2.278 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.860     ; 1.602      ;
; 2.285 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.841     ; 1.628      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.852     ; 1.618      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.848     ; 1.622      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.854     ; 1.616      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.852     ; 1.618      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.848     ; 1.622      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.845     ; 1.625      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.849     ; 1.621      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.849     ; 1.621      ;
; 2.286 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.845     ; 1.625      ;
; 2.287 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.859     ; 1.612      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.294 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 1.597      ;
; 2.301 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.862     ; 1.623      ;
; 2.302 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.866     ; 1.620      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.614      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.480 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.604      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.071     ; 1.594      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.070     ; 1.595      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.062     ; 1.603      ;
; 2.481 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.062     ; 1.603      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
Worst Case Available Settling Time: 9.057 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -5.338   ; 0.141 ; -4.597   ; 0.900   ; 4.685               ;
;  CLOCK2_50                                           ; 13.161   ; 0.181 ; N/A      ; N/A     ; 9.272               ;
;  CLOCK3_50                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 43.432   ; 0.180 ; N/A      ; N/A     ; 24.701              ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -5.338   ; 0.157 ; -4.597   ; 0.900   ; 19.533              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.336    ; 0.141 ; 3.920    ; 2.277   ; 4.685               ;
; Design-wide TNS                                      ; -207.818 ; 0.0   ; -763.733 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                           ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -207.818 ; 0.000 ; -763.733 ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SCL          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SDA          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SCL            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SDA            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_VS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_HS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                           ; CLOCK2_50                                           ; 6609     ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 1585     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1924     ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 280404   ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 36       ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 11       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 6094     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                           ; CLOCK2_50                                           ; 6609     ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 1585     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1924     ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 280404   ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 36       ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 11       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 6094     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 214      ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 70       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 309      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 214      ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 70       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 309      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 9     ; 9    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 572   ; 572  ;
; Unconstrained Output Ports      ; 114   ; 114  ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                         ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; Target                                                                     ; Clock                                               ; Type      ; Status        ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                                  ; CLOCK2_50                                           ; Base      ; Constrained   ;
; CLOCK3_50                                                                  ; CLOCK3_50                                           ; Base      ; Constrained   ;
; CLOCK_50                                                                   ; CLOCK_50                                            ; Base      ; Constrained   ;
; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS                        ;                                                     ; Base      ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C                                    ;                                                     ; Base      ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ;                                                     ; Base      ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ;                                                     ; Base      ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ;                                                     ; Base      ; Unconstrained ;
; MIPI_PIXEL_CLK                                                             ;                                                     ; Base      ; Unconstrained ;
; VGA_Controller:u1|oRequest                                                 ;                                                     ; Base      ; Unconstrained ;
; VGA_Controller:u1|oVGA_H_SYNC                                              ;                                                     ; Base      ; Unconstrained ;
; VGA_Controller:u1|oVGA_V_SYNC                                              ;                                                     ; Base      ; Unconstrained ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0]                        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1]                        ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; u6|altpll_component|auto_generated|pll1|clk[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained   ;
; u6|altpll_component|auto_generated|pll1|clk[1]                             ; u6|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained   ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_HS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_VS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_HS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_VS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EX_IO[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 10 16:43:46 2017
Info: Command: quartus_sta DE2_115_D8M_RTL -c DE2_115_D8M_RTL
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_jej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'DE2_115_D8M_RTL.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_ref|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {pll_ref|altpll_component|auto_generated|pll1|clk[0]} {pll_ref|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_ref|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 135 -multiply_by 68 -duty_cycle 50.00 -name {pll_ref|altpll_component|auto_generated|pll1|clk[1]} {pll_ref|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: VGA_Controller:u1|oRequest was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|WR[1] is being clocked by VGA_Controller:u1|oRequest
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: VGA_Controller:u1|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1] is being clocked by VGA_Controller:u1|oVGA_H_SYNC
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~9 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.338            -207.818 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.336               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.161               0.000 CLOCK2_50 
    Info (332119):    43.432               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.368               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.597            -763.733 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.920               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.774               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.337               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.691               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.643               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.538               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.701               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
    Info (332114): Worst Case Available Settling Time: 8.162 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: VGA_Controller:u1|oRequest was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|WR[1] is being clocked by VGA_Controller:u1|oRequest
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: VGA_Controller:u1|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1] is being clocked by VGA_Controller:u1|oVGA_H_SYNC
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~9 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.863            -188.601 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.975               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.769               0.000 CLOCK2_50 
    Info (332119):    43.984               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.349               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.078            -674.436 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.589               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.588               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.835               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.685               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.633               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.533               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.703               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
    Info (332114): Worst Case Available Settling Time: 8.314 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: VGA_Controller:u1|oRequest was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|WR[1] is being clocked by VGA_Controller:u1|oRequest
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: VGA_Controller:u1|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1] is being clocked by VGA_Controller:u1|oVGA_H_SYNC
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~9 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.542             -99.025 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.479               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.461               0.000 CLOCK2_50 
    Info (332119):    46.792               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.157               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.180               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 CLOCK2_50 
Info (332146): Worst-case recovery slack is -2.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.379            -395.986 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.743               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.900               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.277               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.611               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.774               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.108
    Info (332114): Worst Case Available Settling Time: 9.057 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 754 megabytes
    Info: Processing ended: Sun Dec 10 16:43:50 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


