// INSERT_EULA_COPYRIGHT: 2020

#include "mixed_dma.h"
#include "mixed_ram.h"
#include <mc_scverify.h>
#include <memory>

class Top : public sc_module
{
public:
  ram<local_axi_16>  SC_NAMED(ram1);
  CCS_DESIGN(dma)    SC_NAMED(dma1);

  sc_clock clk;
  SC_SIG(bool, rst_bar);

  local_axi_64::w_chan<> SC_NAMED(dma_w_slave);
  local_axi_64::r_chan<> SC_NAMED(dma_r_slave);
  local_axi_16::w_chan<> SC_NAMED(dma_w_master);
  local_axi_16::r_chan<> SC_NAMED(dma_r_master);
  Connections::Combinational<bool>        SC_NAMED(dma_done);
  Connections::Combinational<sc_uint<32>> SC_NAMED(dma_dbg);
  local_axi_64::w_master<>    SC_NAMED(tb_w_master);
  local_axi_64::r_master<>    SC_NAMED(tb_r_master);

  SC_CTOR(Top)
    :   clk("clk", 1, SC_NS, 0.5,0,SC_NS,true) {

    tb_w_master(dma_w_slave);
    tb_r_master(dma_r_slave);

    ram1.clk(clk);
    ram1.rst_bar(rst_bar);
    ram1.r_slave0(dma_r_master);
    ram1.w_slave0(dma_w_master);

    dma1.clk(clk);
    dma1.rst_bar(rst_bar);
    dma1.r_master0(dma_r_master);
    dma1.w_master0(dma_w_master);
    dma1.r_slave0(dma_r_slave);
    dma1.w_slave0(dma_w_slave);
    dma1.dma_done(dma_done);
    dma1.dma_dbg(dma_dbg);

    SC_CTHREAD(reset, clk);

    SC_THREAD(stim);
    sensitive << clk.posedge_event();
    async_reset_signal_is(rst_bar, false);

    SC_THREAD(dbg_mon);
    sensitive << clk.posedge_event();
    async_reset_signal_is(rst_bar, false);

    SC_THREAD(done_mon);
    sensitive << clk.posedge_event();
    async_reset_signal_is(rst_bar, false);

    sc_object_tracer<sc_clock> trace_clk(clk);
  }

  sc_time start_time, end_time;
  int beats = 0x40;
  int source_addr = 0x1000;
  int target_addr = 0x4000;

  void stim() {
    CCS_LOG("Stimulus started");
    tb_w_master.reset();
    tb_r_master.reset();
    wait();

    tb_w_master.single_write(offsetof(dma_address_map, ar_addr), source_addr);
    tb_w_master.single_write(offsetof(dma_address_map, aw_addr), target_addr);
    tb_w_master.single_write(offsetof(dma_address_map, len),     beats - 1);  // axi encoding: 0 means 1 beat
    tb_w_master.single_write(offsetof(dma_address_map, start),   0x1);
    start_time = sc_time_stamp();

    wait(2000, SC_NS);
    CCS_LOG("stopping sim due to testbench timeout");
    sc_stop();
    wait();
  }

  void done_mon() {
    dma_done.ResetRead();
    wait();

    while (1) {
      bool v = dma_done.Pop();
      end_time = sc_time_stamp();

      CCS_LOG("dma_done detected. " << v);
      CCS_LOG("start_time: " << start_time << " end_time: " << end_time);
      CCS_LOG("axi beats (dec): " << std::dec << beats );
      sc_time elapsed =  end_time - start_time;
      CCS_LOG("elapsed time: " << elapsed);
      CCS_LOG("beat rate: " << (elapsed / beats));
      CCS_LOG("clock period: " << sc_time(1, SC_NS));

      for (int i=0; i < beats; i++) {
        int s = ram1.debug_read_addr(source_addr + (i * local_axi_16::axi_cfg::dataWidth/8));
        int t = ram1.debug_read_addr(target_addr + (i * local_axi_16::axi_cfg::dataWidth/8));
        if (s != t) {
          CCS_LOG("ram source and target data mismatch! Beat#: " << i << " " <<  std::hex << " s:" << s << " t: " << t);
        }
      }

      sc_stop();
    }
  }

  void dbg_mon() {
    dma_dbg.ResetRead();
    wait();

    while (1) {
      uint32_t v = dma_dbg.Pop();
      CCS_LOG("dma_dbg val: " << std::hex << v);
    }
  }

  void reset() {
    rst_bar.write(0);
    wait(5);
    rst_bar.write(1);
    wait();
  }
};


sc_trace_file *trace_file_ptr;

int sc_main(int argc, char **argv)
{
  trace_file_ptr = sc_create_vcd_trace_file("trace");

  auto top = std::make_shared<Top>("top");
  trace_hierarchy(top.get(), trace_file_ptr);

  channel_logs logs;
  logs.enable("chan_log");
  logs.log_hierarchy(*top);

  sc_start();
  return 0;
}

