/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [36:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [28:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z[0]) & in_data[166]);
  assign celloutsig_1_6z = ~((in_data[98] | celloutsig_1_2z[1]) & celloutsig_1_1z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_15z[6] ^ celloutsig_0_10z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[7] ^ celloutsig_1_1z[8]);
  assign celloutsig_1_12z = ~(celloutsig_1_7z[0] ^ celloutsig_1_1z[5]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 6'h00;
    else _00_ <= { in_data[53:49], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z[7], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z } & { celloutsig_1_16z[17:6], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_1z[7:6], celloutsig_1_9z } / { 1'h1, in_data[106:96] };
  assign celloutsig_0_12z = { celloutsig_0_5z[14:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, _00_, celloutsig_0_7z, celloutsig_0_9z, _00_, celloutsig_0_6z, celloutsig_0_10z } / { 1'h1, in_data[75], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, _00_, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, _00_, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_1z[5:4], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[4:2], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z } >= { _00_[1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z[14], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } && { _00_[5:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z } && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, _00_, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[71:49] || in_data[45:23];
  assign celloutsig_0_3z = _00_ || _00_;
  assign celloutsig_0_4z = _00_[4:0] || { in_data[66:63], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[21:17], celloutsig_0_0z } || { in_data[49:46], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_12z[7:4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z } || { celloutsig_0_12z[21:20], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_8z = { _00_[4:2], celloutsig_0_3z } < in_data[92:89];
  assign celloutsig_1_0z = in_data[153:148] < in_data[105:100];
  assign celloutsig_1_10z = { celloutsig_1_7z[2:0], celloutsig_1_3z } < celloutsig_1_8z[4:1];
  assign celloutsig_0_17z = { in_data[9:4], celloutsig_0_13z, celloutsig_0_10z } % { 1'h1, celloutsig_0_12z[35:31], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[146:139], celloutsig_1_0z } % { 1'h1, in_data[164:158], in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_7z[2:0], celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z } * celloutsig_1_2z[6:4];
  assign celloutsig_0_15z = ~ { in_data[53:37], celloutsig_0_10z };
  assign celloutsig_0_5z = in_data[41:27] | { in_data[95], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, _00_ };
  assign celloutsig_1_8z = { in_data[137:135], celloutsig_1_5z, celloutsig_1_3z } | { in_data[177:175], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_17z = | { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z[6:4], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_6z = | { celloutsig_0_5z[11:2], celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_14z[8:0], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z[7:1], celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_12z } >> { celloutsig_1_14z[4], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z[7:1], celloutsig_1_2z[1], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_1z } - in_data[18:13];
  assign celloutsig_1_7z = in_data[176:173] - celloutsig_1_1z[3:0];
  assign celloutsig_1_9z = { celloutsig_1_2z[2], celloutsig_1_1z } - { celloutsig_1_8z[4:1], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_1z[6:0], celloutsig_1_11z, celloutsig_1_10z } - { celloutsig_1_7z, celloutsig_1_1z };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[7:2] } = ~ { celloutsig_1_0z, in_data[117:112] };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[150:128], out_data[107:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
