<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\GOWIN\Engineering\GOWIN_Designs\GOWIN_UAC2\GOWIN_UAC2_Demos_21Jul2023\UAC_GW1N_REF_V2R1\prj\impl\gwsynthesis\usbAudio.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\GOWIN\Engineering\GOWIN_Designs\GOWIN_UAC2\GOWIN_UAC2_Demos_21Jul2023\UAC_GW1N_REF_V2R1\prj\src\usb2Audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\GOWIN\Engineering\GOWIN_Designs\GOWIN_UAC2\GOWIN_UAC2_Demos_21Jul2023\UAC_GW1N_REF_V2R1\prj\src\usb2Audio.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ144C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 21 11:10:58 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5954</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6736</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>USB_CLKDIV</td>
<td>Base</td>
<td>8.333</td>
<td>120.005
<td>0.000</td>
<td>4.165</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/sclk </td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Base</td>
<td>16.666</td>
<td>60.002
<td>0.000</td>
<td>8.333</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>I2S_MCLK</td>
<td>Base</td>
<td>20.345</td>
<td>49.152
<td>0.000</td>
<td>10.170</td>
<td></td>
<td></td>
<td>xmclk </td>
</tr>
<tr>
<td>USB_FCLK</td>
<td>Base</td>
<td>2.083</td>
<td>480.077
<td>0.000</td>
<td>1.041</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>CLK_IN</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.660</td>
<td></td>
<td></td>
<td>CLK_IN </td>
</tr>
<tr>
<td>I2S_FCLK</td>
<td>Base</td>
<td>10.173</td>
<td>98.299
<td>0.000</td>
<td>5.086</td>
<td></td>
<td></td>
<td>u_iis_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.083</td>
<td>480.002
<td>0.000</td>
<td>1.042</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.001
<td>0.000</td>
<td>3.125</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKIN.default_clk</td>
<td>Base</td>
<td>20.345</td>
<td>49.152
<td>0.000</td>
<td>10.173</td>
<td></td>
<td></td>
<td>u_iis_rPLL/rpll_inst/CLKIN </td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.173</td>
<td>98.304
<td>0.000</td>
<td>5.086</td>
<td>u_iis_rPLL/rpll_inst/CLKIN</td>
<td>u_iis_rPLL/rpll_inst/CLKIN.default_clk</td>
<td>u_iis_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.518</td>
<td>32.768
<td>0.000</td>
<td>15.259</td>
<td>u_iis_rPLL/rpll_inst/CLKIN</td>
<td>u_iis_rPLL/rpll_inst/CLKIN.default_clk</td>
<td>u_iis_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>USB_CLKDIV</td>
<td>120.005(MHz)</td>
<td>121.371(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PHY_CLKOUT</td>
<td>60.002(MHz)</td>
<td>60.058(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>I2S_MCLK</td>
<td>49.152(MHz)</td>
<td>104.686(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>I2S_FCLK</td>
<td>98.299(MHz)</td>
<td>99.114(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of USB_FCLK!</h4>
<h4>No timing paths to get frequency of CLK_IN!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_iis_rPLL/rpll_inst/CLKIN.default_clk!</h4>
<h4>No timing paths to get frequency of u_iis_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_iis_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>USB_CLKDIV</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>USB_CLKDIV</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_MCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_MCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>USB_FCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>USB_FCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_FCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_FCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKIN.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKIN.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_iis_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.015</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.354</td>
</tr>
<tr>
<td>2</td>
<td>0.020</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.349</td>
</tr>
<tr>
<td>3</td>
<td>0.084</td>
<td>audio_tx_inst/dsd_inst/data_req_s0/Q</td>
<td>audio_tx_inst/fifo_left/Empty_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>10.173</td>
<td>0.000</td>
<td>9.793</td>
</tr>
<tr>
<td>4</td>
<td>0.094</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/D</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.943</td>
</tr>
<tr>
<td>5</td>
<td>0.104</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/D</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.933</td>
</tr>
<tr>
<td>6</td>
<td>0.147</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_9_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.223</td>
</tr>
<tr>
<td>7</td>
<td>0.147</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_10_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.223</td>
</tr>
<tr>
<td>8</td>
<td>0.187</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_15_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>8.114</td>
</tr>
<tr>
<td>9</td>
<td>0.187</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_7_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>8.114</td>
</tr>
<tr>
<td>10</td>
<td>0.195</td>
<td>uac_ctrl_inst/endpt0_dat_0_s26/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_rxgoodpacket_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.175</td>
</tr>
<tr>
<td>11</td>
<td>0.269</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/Q</td>
<td>audio_rx_inst/async_fifo/wptr_2_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>10.173</td>
<td>0.000</td>
<td>9.607</td>
</tr>
<tr>
<td>12</td>
<td>0.327</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/Q</td>
<td>audio_rx_inst/async_fifo/Full_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>10.173</td>
<td>0.000</td>
<td>9.549</td>
</tr>
<tr>
<td>13</td>
<td>0.351</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_state_8_s2/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/PHY_DATAOUT_6_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>16.019</td>
</tr>
<tr>
<td>14</td>
<td>0.373</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.997</td>
</tr>
<tr>
<td>15</td>
<td>0.384</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/D</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.653</td>
</tr>
<tr>
<td>16</td>
<td>0.388</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_1_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.981</td>
</tr>
<tr>
<td>17</td>
<td>0.419</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.951</td>
</tr>
<tr>
<td>18</td>
<td>0.437</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_13_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.864</td>
</tr>
<tr>
<td>19</td>
<td>0.460</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_3_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.841</td>
</tr>
<tr>
<td>20</td>
<td>0.460</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_10_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.841</td>
</tr>
<tr>
<td>21</td>
<td>0.460</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_11_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.841</td>
</tr>
<tr>
<td>22</td>
<td>0.467</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_1_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.834</td>
</tr>
<tr>
<td>23</td>
<td>0.467</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_2_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.834</td>
</tr>
<tr>
<td>24</td>
<td>0.467</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_6_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.834</td>
</tr>
<tr>
<td>25</td>
<td>0.467</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_9_s0/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.834</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.357</td>
<td>audio_tx_inst/fifo_l_wr_data_6_s1/Q</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s/DI[6]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.421</td>
</tr>
<tr>
<td>2</td>
<td>0.360</td>
<td>audio_tx_inst/fifo_r_wr_data_7_s1/Q</td>
<td>audio_tx_inst/fifo_right/mem_mem_0_0_s/DI[7]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>3</td>
<td>0.360</td>
<td>audio_tx_inst/fifo_l_wr_data_7_s1/Q</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s/DI[7]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>4</td>
<td>0.362</td>
<td>audio_tx_inst/fifo_l_wr_data_17_s1/Q</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_1_s/DI[1]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>5</td>
<td>0.414</td>
<td>audio_rx_inst/async_fifo/wbin_2_s0/Q</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_7_s/WAD[2]</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>6</td>
<td>0.417</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_0_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_1_1_s/WAD[0]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>7</td>
<td>0.420</td>
<td>audio_rx_inst/async_fifo/wbin_3_s0/Q</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s/WAD[3]</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.431</td>
</tr>
<tr>
<td>8</td>
<td>0.422</td>
<td>audio_rx_inst/async_fifo/wbin_1_s0/Q</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s/WAD[1]</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.433</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>audio_rx_inst/async_fifo/wbin_0_s0/Q</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_6_s/WAD[0]</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.433</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_0_1_s/WAD[1]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>11</td>
<td>0.436</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_0_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_1_s1/RESET</td>
<td>USB_CLKDIV:[R]</td>
<td>USB_CLKDIV:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>12</td>
<td>0.439</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_3_1_s/WAD[1]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.439</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/wbin_3_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/mem_mem_3_1_s/WAD[3]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.522</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/rp_5_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/ADB[8]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/Q</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/Q</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/Q</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/Q</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.524</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/Q</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/Q</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1/Q</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1/Q</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0/Q</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0/Q</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0/D</td>
<td>I2S_FCLK:[R]</td>
<td>I2S_FCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>uac_ctrl_inst/ff_cnt_17_s1/Q</td>
<td>uac_ctrl_inst/ff_cnt_17_s1/D</td>
<td>I2S_MCLK:[R]</td>
<td>I2S_MCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.597</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.408</td>
</tr>
<tr>
<td>2</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>3</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>4</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_1_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>5</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>6</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>7</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>8</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>9</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_4_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>10</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>11</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>12</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>13</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>14</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>15</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>16</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>17</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_5_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>18</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>19</td>
<td>1.702</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.423</td>
</tr>
<tr>
<td>20</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
<tr>
<td>21</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
<tr>
<td>22</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
<tr>
<td>23</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
<tr>
<td>24</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
<tr>
<td>25</td>
<td>1.709</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
<td>USB_CLKDIV:[F]</td>
<td>USB_CLKDIV:[R]</td>
<td>4.168</td>
<td>0.011</td>
<td>2.416</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq2_wptr_5_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>2</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq1_wptr_5_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>3</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_4_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>4</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_5_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>5</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_6_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>6</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_7_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>7</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_11_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>8</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_3_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>9</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_4_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>10</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rq2_wptr_5_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>11</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq2_rptr_0_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>12</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq1_rptr_0_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>13</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/RESETB</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>14</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/pkg_wp_8_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>15</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>16</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/c_fifo_dval_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>17</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_pktval_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>18</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_0_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>19</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_2_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>20</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_3_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>21</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_5_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>22</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_6_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>23</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_9_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>24</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/usb_txlen_endp2_reg_10_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
<tr>
<td>25</td>
<td>1.342</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>usb_fifo/s_endpt_sel_2_s0/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.353</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/IDD_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/eop_dect_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.187</td>
<td>4.113</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>USB_CLKDIV</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R27C44[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/I0</td>
</tr>
<tr>
<td>3.188</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/F</td>
</tr>
<tr>
<td>4.293</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/I2</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/F</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/O</td>
</tr>
<tr>
<td>5.538</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/I0</td>
</tr>
<tr>
<td>6.298</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/I1</td>
</tr>
<tr>
<td>6.409</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/O</td>
</tr>
<tr>
<td>6.725</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/I0</td>
</tr>
<tr>
<td>9.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/I1</td>
</tr>
<tr>
<td>11.621</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/F</td>
</tr>
<tr>
<td>12.224</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/I2</td>
</tr>
<tr>
<td>12.984</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/I0</td>
</tr>
<tr>
<td>13.764</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C44[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/F</td>
</tr>
<tr>
<td>14.854</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n750_s26/I3</td>
</tr>
<tr>
<td>15.318</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n750_s26/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n750_s25/I0</td>
</tr>
<tr>
<td>16.535</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n750_s25/F</td>
</tr>
<tr>
<td>16.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.910, 48.368%; route: 8.104, 49.556%; tC2Q: 0.340, 2.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I3</td>
</tr>
<tr>
<td>2.505</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/I3</td>
</tr>
<tr>
<td>3.285</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/I3</td>
</tr>
<tr>
<td>5.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I0</td>
</tr>
<tr>
<td>5.981</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>5.993</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I2</td>
</tr>
<tr>
<td>6.603</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>8.100</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>8.142</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>8.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>9.201</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/F</td>
</tr>
<tr>
<td>10.404</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/I0</td>
</tr>
<tr>
<td>10.868</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/F</td>
</tr>
<tr>
<td>13.297</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s5/I3</td>
</tr>
<tr>
<td>14.112</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s5/F</td>
</tr>
<tr>
<td>14.829</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s4/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s4/F</td>
</tr>
<tr>
<td>15.297</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s2/I1</td>
</tr>
<tr>
<td>16.062</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s2/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s1/I0</td>
</tr>
<tr>
<td>16.530</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s1/F</td>
</tr>
<tr>
<td>16.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.819, 53.939%; route: 7.191, 43.984%; tC2Q: 0.340, 2.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/dsd_inst/data_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_left/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>audio_tx_inst/dsd_inst/data_req_s0/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/data_req_s0/Q</td>
</tr>
<tr>
<td>2.211</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>audio_tx_inst/fifo_left/rbinnext_0_s4/I0</td>
</tr>
<tr>
<td>2.675</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rbinnext_0_s4/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>audio_tx_inst/fifo_left/rbinnext_3_s4/I3</td>
</tr>
<tr>
<td>3.452</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rbinnext_3_s4/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>audio_tx_inst/fifo_left/rbinnext_6_s4/I3</td>
</tr>
<tr>
<td>4.290</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rbinnext_6_s4/F</td>
</tr>
<tr>
<td>4.906</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>audio_tx_inst/fifo_left/rgraynext_9_s1/I3</td>
</tr>
<tr>
<td>5.370</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rgraynext_9_s1/F</td>
</tr>
<tr>
<td>5.993</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][B]</td>
<td>audio_tx_inst/fifo_left/rgraynext_9_s0/I1</td>
</tr>
<tr>
<td>6.456</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C32[3][B]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rgraynext_9_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>audio_tx_inst/fifo_left/n187_s0/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/n187_s0/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>audio_tx_inst/fifo_left/rempty_val_s1/I2</td>
</tr>
<tr>
<td>9.974</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rempty_val_s1/F</td>
</tr>
<tr>
<td>9.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.173</td>
<td>10.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>audio_tx_inst/fifo_left/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.057</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>audio_tx_inst/fifo_left/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.492, 35.661%; route: 5.961, 60.870%; tC2Q: 0.340, 3.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>0.773</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n28_s0/I1</td>
</tr>
<tr>
<td>1.533</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n28_s0/F</td>
</tr>
<tr>
<td>1.848</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s4/I3</td>
</tr>
<tr>
<td>2.311</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C41[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s4/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_4_s3/I1</td>
</tr>
<tr>
<td>3.388</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C42[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_4_s3/F</td>
</tr>
<tr>
<td>3.700</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_2_s1/I2</td>
</tr>
<tr>
<td>4.514</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_2_s1/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/I0</td>
</tr>
<tr>
<td>5.477</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/CIN</td>
</tr>
<tr>
<td>5.519</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/COUT</td>
</tr>
<tr>
<td>5.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/COUT</td>
</tr>
<tr>
<td>6.594</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/F</td>
</tr>
<tr>
<td>8.122</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/CLK</td>
</tr>
<tr>
<td>8.216</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.056, 51.068%; route: 3.547, 44.656%; tC2Q: 0.340, 4.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB15[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
</tr>
<tr>
<td>2.877</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s18/I2</td>
</tr>
<tr>
<td>3.637</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s18/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s8/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s8/F</td>
</tr>
<tr>
<td>4.717</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s2/I2</td>
</tr>
<tr>
<td>5.326</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n264_s2/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s11/I1</td>
</tr>
<tr>
<td>6.389</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s11/F</td>
</tr>
<tr>
<td>6.393</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s10/I3</td>
</tr>
<tr>
<td>6.987</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s10/F</td>
</tr>
<tr>
<td>7.298</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s9/I0</td>
</tr>
<tr>
<td>8.112</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n327_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/CLK</td>
</tr>
<tr>
<td>8.216</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.007, 50.507%; route: 3.526, 44.449%; tC2Q: 0.400, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I3</td>
</tr>
<tr>
<td>2.505</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/I3</td>
</tr>
<tr>
<td>3.285</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/I3</td>
</tr>
<tr>
<td>5.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I0</td>
</tr>
<tr>
<td>5.981</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>5.993</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I2</td>
</tr>
<tr>
<td>6.603</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>8.100</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>8.142</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>8.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>9.201</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s7/I1</td>
</tr>
<tr>
<td>11.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s7/F</td>
</tr>
<tr>
<td>13.090</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s6/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R24C38[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s6/F</td>
</tr>
<tr>
<td>16.047</td>
<td>2.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1092_s4/S0</td>
</tr>
<tr>
<td>16.397</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1092_s4/O</td>
</tr>
<tr>
<td>16.404</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_9_s1/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.727, 47.631%; route: 8.156, 50.275%; tC2Q: 0.340, 2.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I3</td>
</tr>
<tr>
<td>2.505</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/I3</td>
</tr>
<tr>
<td>3.285</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/I3</td>
</tr>
<tr>
<td>5.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I0</td>
</tr>
<tr>
<td>5.981</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>5.993</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I2</td>
</tr>
<tr>
<td>6.603</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>8.100</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>8.142</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>8.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>9.201</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s7/I1</td>
</tr>
<tr>
<td>11.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s7/F</td>
</tr>
<tr>
<td>13.090</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s6/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R24C38[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1087_s6/F</td>
</tr>
<tr>
<td>16.047</td>
<td>2.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1091_s4/S0</td>
</tr>
<tr>
<td>16.397</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1091_s4/O</td>
</tr>
<tr>
<td>16.404</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_10_s1/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.727, 47.631%; route: 8.156, 50.275%; tC2Q: 0.340, 2.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.293</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_15_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 26.622%; route: 5.553, 68.446%; tC2Q: 0.400, 4.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.293</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_7_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 26.622%; route: 5.553, 68.446%; tC2Q: 0.400, 4.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uac_ctrl_inst/endpt0_dat_0_s26</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_rxgoodpacket_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>uac_ctrl_inst/endpt0_dat_0_s26/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">uac_ctrl_inst/endpt0_dat_0_s26/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uac_ctrl_inst/n5953_s7/I2</td>
</tr>
<tr>
<td>3.762</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">uac_ctrl_inst/n5953_s7/F</td>
</tr>
<tr>
<td>4.362</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>uac_ctrl_inst/n5954_s8/I2</td>
</tr>
<tr>
<td>5.122</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">uac_ctrl_inst/n5954_s8/F</td>
</tr>
<tr>
<td>5.433</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[3][B]</td>
<td>uac_ctrl_inst/n5954_s1/I3</td>
</tr>
<tr>
<td>5.896</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[3][B]</td>
<td style=" background: #97FFFF;">uac_ctrl_inst/n5954_s1/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>uac_ctrl_inst/n5954_s0/I0</td>
</tr>
<tr>
<td>6.665</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C12[2][B]</td>
<td style=" background: #97FFFF;">uac_ctrl_inst/n5954_s0/F</td>
</tr>
<tr>
<td>8.479</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s18/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s18/F</td>
</tr>
<tr>
<td>10.300</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s15/I1</td>
</tr>
<tr>
<td>11.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s15/F</td>
</tr>
<tr>
<td>12.023</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n775_s6/I0</td>
</tr>
<tr>
<td>12.633</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n775_s6/F</td>
</tr>
<tr>
<td>13.362</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n769_s4/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n769_s4/F</td>
</tr>
<tr>
<td>14.773</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n912_s3/I1</td>
</tr>
<tr>
<td>15.537</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n912_s3/F</td>
</tr>
<tr>
<td>15.541</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n912_s0/I2</td>
</tr>
<tr>
<td>16.356</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n912_s0/F</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_rxgoodpacket_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_rxgoodpacket_s0/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_rxgoodpacket_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.180, 44.387%; route: 8.656, 53.513%; tC2Q: 0.340, 2.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R6C39[2][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/Q</td>
</tr>
<tr>
<td>1.161</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>audio_rx_inst/n88_s1/I1</td>
</tr>
<tr>
<td>1.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/n88_s1/F</td>
</tr>
<tr>
<td>1.934</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>audio_rx_inst/async_fifo/n72_s1/I2</td>
</tr>
<tr>
<td>2.699</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/n72_s1/F</td>
</tr>
<tr>
<td>3.782</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>audio_rx_inst/async_fifo/wbinnext_1_s5/I1</td>
</tr>
<tr>
<td>4.246</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_1_s5/F</td>
</tr>
<tr>
<td>5.331</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>audio_rx_inst/async_fifo/wbinnext_3_s5/I2</td>
</tr>
<tr>
<td>5.794</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C35[1][A]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_3_s5/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][B]</td>
<td>audio_rx_inst/async_fifo/wbinnext_3_s3/I1</td>
</tr>
<tr>
<td>6.923</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C34[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_3_s3/F</td>
</tr>
<tr>
<td>8.134</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][B]</td>
<td>audio_rx_inst/async_fifo/wgraynext_2_s0/I1</td>
</tr>
<tr>
<td>8.598</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C33[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wgraynext_2_s0/F</td>
</tr>
<tr>
<td>9.788</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.173</td>
<td>10.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>audio_rx_inst/async_fifo/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>10.057</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>audio_rx_inst/async_fifo/wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.735, 38.872%; route: 5.533, 57.593%; tC2Q: 0.340, 3.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R6C39[2][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/pcm_iis_rx_inst/iis_l_val_s2/Q</td>
</tr>
<tr>
<td>1.161</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>audio_rx_inst/n88_s1/I1</td>
</tr>
<tr>
<td>1.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/n88_s1/F</td>
</tr>
<tr>
<td>1.934</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>audio_rx_inst/async_fifo/n72_s1/I2</td>
</tr>
<tr>
<td>2.699</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/n72_s1/F</td>
</tr>
<tr>
<td>3.782</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>audio_rx_inst/async_fifo/wbinnext_1_s5/I1</td>
</tr>
<tr>
<td>4.246</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_1_s5/F</td>
</tr>
<tr>
<td>5.331</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>audio_rx_inst/async_fifo/wbinnext_3_s5/I2</td>
</tr>
<tr>
<td>5.794</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C35[1][A]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_3_s5/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][B]</td>
<td>audio_rx_inst/async_fifo/wbinnext_3_s3/I1</td>
</tr>
<tr>
<td>6.923</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C34[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wbinnext_3_s3/F</td>
</tr>
<tr>
<td>8.134</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][B]</td>
<td>audio_rx_inst/async_fifo/wgraynext_2_s0/I1</td>
</tr>
<tr>
<td>8.598</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C33[3][B]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wgraynext_2_s0/F</td>
</tr>
<tr>
<td>8.965</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>audio_rx_inst/async_fifo/wfull_val_s0/I2</td>
</tr>
<tr>
<td>9.730</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">audio_rx_inst/async_fifo/wfull_val_s0/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/Full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.173</td>
<td>10.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>audio_rx_inst/async_fifo/Full_s0/CLK</td>
</tr>
<tr>
<td>10.057</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>audio_rx_inst/async_fifo/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.499, 47.117%; route: 4.710, 49.326%; tC2Q: 0.340, 3.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_state_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/PHY_DATAOUT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_state_8_s2/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_state_8_s2/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1041_s4/I3</td>
</tr>
<tr>
<td>2.191</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1041_s4/F</td>
</tr>
<tr>
<td>3.513</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/T_PING_s5/I3</td>
</tr>
<tr>
<td>4.122</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C8[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/T_PING_s5/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/T_PING_s2/I2</td>
</tr>
<tr>
<td>5.690</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/T_PING_s2/F</td>
</tr>
<tr>
<td>7.142</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n648_s98/I3</td>
</tr>
<tr>
<td>7.956</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n648_s98/F</td>
</tr>
<tr>
<td>9.788</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s17/I3</td>
</tr>
<tr>
<td>10.603</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s17/F</td>
</tr>
<tr>
<td>11.450</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s15/I2</td>
</tr>
<tr>
<td>12.215</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s15/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s13/I3</td>
</tr>
<tr>
<td>13.625</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s13/F</td>
</tr>
<tr>
<td>14.221</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s12/I2</td>
</tr>
<tr>
<td>14.986</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n642_s12/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n779_s0/I0</td>
</tr>
<tr>
<td>16.200</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n779_s0/F</td>
</tr>
<tr>
<td>16.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/PHY_DATAOUT_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/PHY_DATAOUT_6_s0/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/PHY_DATAOUT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.614, 41.290%; route: 9.065, 56.590%; tC2Q: 0.340, 2.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R27C44[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/I0</td>
</tr>
<tr>
<td>3.188</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/F</td>
</tr>
<tr>
<td>4.293</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/I2</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/F</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/O</td>
</tr>
<tr>
<td>5.538</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/I0</td>
</tr>
<tr>
<td>6.298</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/I1</td>
</tr>
<tr>
<td>6.409</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/O</td>
</tr>
<tr>
<td>6.725</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/I0</td>
</tr>
<tr>
<td>9.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/I1</td>
</tr>
<tr>
<td>11.592</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/F</td>
</tr>
<tr>
<td>11.907</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s6/I0</td>
</tr>
<tr>
<td>12.502</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C42[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s6/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s3/I3</td>
</tr>
<tr>
<td>13.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s3/F</td>
</tr>
<tr>
<td>14.595</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/I0</td>
</tr>
<tr>
<td>15.359</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/F</td>
</tr>
<tr>
<td>15.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/I0</td>
</tr>
<tr>
<td>16.178</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.573, 53.589%; route: 7.085, 44.288%; tC2Q: 0.340, 2.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>0.773</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n28_s0/I1</td>
</tr>
<tr>
<td>1.533</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n28_s0/F</td>
</tr>
<tr>
<td>1.848</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s4/I3</td>
</tr>
<tr>
<td>2.311</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C41[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s4/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_4_s3/I1</td>
</tr>
<tr>
<td>3.388</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C42[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_4_s3/F</td>
</tr>
<tr>
<td>3.700</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_2_s1/I2</td>
</tr>
<tr>
<td>4.514</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_2_s1/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/I0</td>
</tr>
<tr>
<td>5.477</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/CIN</td>
</tr>
<tr>
<td>5.519</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/COUT</td>
</tr>
<tr>
<td>5.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/COUT</td>
</tr>
<tr>
<td>6.594</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/I0</td>
</tr>
<tr>
<td>7.057</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>8.216</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.055, 52.992%; route: 3.258, 42.571%; tC2Q: 0.340, 4.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R27C44[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/I0</td>
</tr>
<tr>
<td>3.188</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n372_s2/F</td>
</tr>
<tr>
<td>4.293</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/I2</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s6/F</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/O</td>
</tr>
<tr>
<td>5.538</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/I0</td>
</tr>
<tr>
<td>6.298</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/I1</td>
</tr>
<tr>
<td>6.409</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/O</td>
</tr>
<tr>
<td>6.725</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s11/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/I0</td>
</tr>
<tr>
<td>9.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s14/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s9/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/I1</td>
</tr>
<tr>
<td>11.621</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s6/F</td>
</tr>
<tr>
<td>12.224</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/I2</td>
</tr>
<tr>
<td>12.984</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/I0</td>
</tr>
<tr>
<td>13.764</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C44[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/F</td>
</tr>
<tr>
<td>14.734</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n749_s24/I0</td>
</tr>
<tr>
<td>15.343</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n749_s24/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n749_s23/I1</td>
</tr>
<tr>
<td>16.162</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n749_s23/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_1_s0/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.261, 51.690%; route: 7.381, 46.185%; tC2Q: 0.340, 2.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>0.520</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I3</td>
</tr>
<tr>
<td>2.505</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/I3</td>
</tr>
<tr>
<td>3.285</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1175_s4/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/I3</td>
</tr>
<tr>
<td>5.159</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n727_s1/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I0</td>
</tr>
<tr>
<td>5.981</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>5.993</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I2</td>
</tr>
<tr>
<td>6.603</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>8.100</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>8.142</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>8.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>9.201</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s6/F</td>
</tr>
<tr>
<td>10.404</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/I0</td>
</tr>
<tr>
<td>10.867</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/F</td>
</tr>
<tr>
<td>11.186</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s10/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s5/I1</td>
</tr>
<tr>
<td>13.085</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s5/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s4/I0</td>
</tr>
<tr>
<td>14.291</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s4/F</td>
</tr>
<tr>
<td>14.295</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s2/I1</td>
</tr>
<tr>
<td>15.059</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s2/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s1/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s1/F</td>
</tr>
<tr>
<td>16.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.847</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/CLK</td>
</tr>
<tr>
<td>16.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.077, 56.903%; route: 6.535, 40.967%; tC2Q: 0.340, 2.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_13_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.467%; route: 5.304, 67.445%; tC2Q: 0.400, 5.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.020</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.547%; route: 5.281, 67.350%; tC2Q: 0.400, 5.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.020</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_10_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.547%; route: 5.281, 67.350%; tC2Q: 0.400, 5.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.020</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_11_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.547%; route: 5.281, 67.350%; tC2Q: 0.400, 5.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_1_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.571%; route: 5.274, 67.321%; tC2Q: 0.400, 5.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.571%; route: 5.274, 67.321%; tC2Q: 0.400, 5.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_6_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.571%; route: 5.274, 67.321%; tC2Q: 0.400, 5.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOB11[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/PCLK</td>
</tr>
<tr>
<td>0.579</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dp_ref_ides8/Q1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/I2</td>
</tr>
<tr>
<td>2.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s4/F</td>
</tr>
<tr>
<td>3.155</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/I2</td>
</tr>
<tr>
<td>3.764</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n344_s1/F</td>
</tr>
<tr>
<td>6.673</td>
<td>2.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R22C26[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n23_s1/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_9_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/II_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 27.571%; route: 5.274, 67.321%; tC2Q: 0.400, 5.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/fifo_l_wr_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>audio_tx_inst/fifo_l_wr_data_6_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_l_wr_data_6_s1/Q</td>
</tr>
<tr>
<td>0.558</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.201</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 41.295%; tC2Q: 0.247, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/fifo_r_wr_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_right/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>audio_tx_inst/fifo_r_wr_data_7_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_r_wr_data_7_s1/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_right/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>audio_tx_inst/fifo_right/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.201</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>audio_tx_inst/fifo_right/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.685%; tC2Q: 0.247, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/fifo_l_wr_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>audio_tx_inst/fifo_l_wr_data_7_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C35[1][B]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_l_wr_data_7_s1/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.201</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.685%; tC2Q: 0.247, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/fifo_l_wr_data_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>audio_tx_inst/fifo_l_wr_data_17_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_l_wr_data_17_s1/Q</td>
</tr>
<tr>
<td>0.563</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.201</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>audio_tx_inst/fifo_left/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 42.013%; tC2Q: 0.247, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/async_fifo/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>audio_rx_inst/async_fifo/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/wbin_2_s0/Q</td>
</tr>
<tr>
<td>0.562</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/mem_mem_0_7_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_7_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 41.956%; tC2Q: 0.247, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_0_s0/Q</td>
</tr>
<tr>
<td>0.565</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_1_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.280%; tC2Q: 0.247, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/async_fifo/wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>audio_rx_inst/async_fifo/wbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R7C35[2][B]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/wbin_3_s0/Q</td>
</tr>
<tr>
<td>0.568</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/mem_mem_0_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 42.657%; tC2Q: 0.247, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/async_fifo/wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>audio_rx_inst/async_fifo/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/wbin_1_s0/Q</td>
</tr>
<tr>
<td>0.570</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/mem_mem_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.186, 42.974%; tC2Q: 0.247, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/async_fifo/wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>audio_rx_inst/async_fifo/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/wbin_0_s0/Q</td>
</tr>
<tr>
<td>0.573</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34</td>
<td style=" font-weight:bold;">audio_rx_inst/async_fifo/mem_mem_0_6_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_6_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34</td>
<td>audio_rx_inst/async_fifo/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 43.342%; tC2Q: 0.247, 56.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 44.393%; tC2Q: 0.247, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_0_s1/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_0_s1/Q</td>
</tr>
<tr>
<td>0.582</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_1_s1/CLK</td>
</tr>
<tr>
<td>0.147</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.200, 44.720%; tC2Q: 0.247, 55.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wbin_1_s0/Q</td>
</tr>
<tr>
<td>0.587</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_3_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_3_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 45.080%; tC2Q: 0.247, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/wbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/wbin_3_s0/Q</td>
</tr>
<tr>
<td>0.587</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/mem_mem_3_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/mem_mem_3_1_s/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 45.168%; tC2Q: 0.247, 54.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/rp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/rp_5_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/rp_5_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.255</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 61.436%; tC2Q: 0.247, 38.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C39[1][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/n645_s11/I3</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">audio_rx_inst/pcm_iis_rx_inst/n645_s11/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td style=" font-weight:bold;">audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>audio_rx_inst/pcm_iis_rx_inst/iis_bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C45[1][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/n265_s2/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">MIC_CLK_GEN_inst/iis_gen_inst/n265_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C44[0][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/n258_s2/I2</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td style=" background: #97FFFF;">MIC_CLK_GEN_inst/iis_gen_inst/n258_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/bclk_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/n376_s2/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" background: #97FFFF;">MIC_CLK_GEN_inst/iis_gen_inst/n376_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/n367_s2/I2</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">MIC_CLK_GEN_inst/iis_gen_inst/n367_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>MIC_CLK_GEN_inst/iis_gen_inst/clk_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>audio_tx_inst/pcm_iis_tx_inst/n593_s2/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/pcm_iis_tx_inst/n593_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>audio_tx_inst/pcm_iis_tx_inst/bclk_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/bclk_cnt_4_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/n455_s1/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/dsd_inst/n455_s1/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/bclk_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/bclk_cnt_12_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>audio_tx_inst/dsd_inst/n447_s3/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/dsd_inst/n447_s3/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/bclk_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>audio_tx_inst/dsd_inst/bclk_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/clk_cnt_13_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/n226_s2/I1</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/dsd_inst/n226_s2/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/dsd_inst/clk_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>audio_tx_inst/dsd_inst/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_FCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/rbin_6_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>audio_tx_inst/fifo_left/rbinnext_6_s3/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">audio_tx_inst/fifo_left/rbinnext_6_s3/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">audio_tx_inst/fifo_left/rbin_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_FCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>audio_tx_inst/fifo_left/rbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>uac_ctrl_inst/ff_cnt_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uac_ctrl_inst/ff_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_MCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_MCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_MCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>uac_ctrl_inst/ff_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">uac_ctrl_inst/ff_cnt_17_s1/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>uac_ctrl_inst/n8548_s3/I3</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">uac_ctrl_inst/n8548_s3/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">uac_ctrl_inst/ff_cnt_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_MCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L</td>
<td>u_iis_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>uac_ctrl_inst/ff_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>0.137</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>uac_ctrl_inst/ff_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.764</td>
<td>2.069</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>8.360</td>
<td>-0.152</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 85.898%; tC2Q: 0.340, 14.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.083, 85.983%; tC2Q: 0.340, 14.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>USB_CLKDIV:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>USB_CLKDIV:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>4.165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.771</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>159</td>
<td>BOTTOMSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 85.941%; tC2Q: 0.340, 14.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_4_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_5_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_6_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_7_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_11_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/pkt_fifo_wr_num_d0_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_4_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq2_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq2_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq2_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq2_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq1_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/clk_cross_fifo/wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/pkg_wp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/pkg_wp_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/pkg_wp_8_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/sync_rx_pkt_fifo/pkg_wp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/c_fifo_dval_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/c_fifo_dval_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/c_fifo_dval_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>usb_fifo/usb_rx_buf_ep1/c_fifo_dval_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_pktval_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_pktval_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_pktval_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>usb_fifo/usb_rx_buf_ep1/pkt_fifo_wr_pktval_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>usb_fifo/usb_txlen_endp2_reg_9_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>usb_fifo/usb_txlen_endp2_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_txlen_endp2_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_txlen_endp2_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_10_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>usb_fifo/usb_txlen_endp2_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/s_endpt_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.384</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>675</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.490</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/s_endpt_sel_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1715</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>usb_fifo/s_endpt_sel_2_s0/CLK</td>
</tr>
<tr>
<td>0.148</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>usb_fifo/s_endpt_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 81.748%; tC2Q: 0.247, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/IDD_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/IDD_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/IDD_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/eop_dect_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/eop_dect_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/eop_dect_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>4.165</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>USB_CLKDIV</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1715</td>
<td>phy_clkout</td>
<td>0.015</td>
<td>0.195</td>
</tr>
<tr>
<td>675</td>
<td>phy_reset</td>
<td>5.343</td>
<td>1.850</td>
</tr>
<tr>
<td>494</td>
<td>fclk</td>
<td>0.084</td>
<td>0.195</td>
</tr>
<tr>
<td>230</td>
<td>descrom_raddr_Z[2]</td>
<td>2.299</td>
<td>2.095</td>
</tr>
<tr>
<td>226</td>
<td>descrom_raddr_Z[1]</td>
<td>1.423</td>
<td>3.569</td>
</tr>
<tr>
<td>219</td>
<td>descrom_raddr_Z[3]</td>
<td>0.736</td>
<td>2.935</td>
</tr>
<tr>
<td>196</td>
<td>descrom_raddr_Z[0]</td>
<td>0.928</td>
<td>4.050</td>
</tr>
<tr>
<td>192</td>
<td>descrom_raddr_Z[4]</td>
<td>0.887</td>
<td>2.926</td>
</tr>
<tr>
<td>190</td>
<td>descrom_raddr_Z[5]</td>
<td>0.786</td>
<td>3.670</td>
</tr>
<tr>
<td>159</td>
<td>sclk</td>
<td>0.094</td>
<td>0.190</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C36</td>
<td>95.83%</td>
</tr>
<tr>
<td>R7C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R4C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C31</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 7</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name USB_CLKDIV -period 8.333 -waveform {0 4.165} [get_nets {u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PHY_CLKOUT -period 16.666 -waveform {0 8.333} [get_pins {u_pll/rpll_inst/CLKOUTD}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I2S_MCLK -period 20.345 -waveform {0 10.17} [get_nets {xmclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name USB_FCLK -period 2.083 -waveform {0 1.041} [get_pins {u_pll/rpll_inst/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_IN -period 83.333 -waveform {0 41.66} [get_ports {CLK_IN}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I2S_FCLK  -period 10.173 -waveform {0 5.086} [get_pins {u_iis_rPLL/rpll_inst/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {PHY_CLKOUT}] -group [get_clocks {USB_CLKDIV}]  -group [get_clocks {I2S_FCLK}] -group [get_clocks {USB_FCLK}] -group [get_clocks {I2S_MCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
