// Seed: 4107903197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_1;
  logic id_7;
  wire  id_8;
  localparam id_9 = 1;
  logic id_10;
  wire  id_11;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9
    , id_12,
    input tri0 id_10
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12
  );
endmodule
