 
****************************************
Report : area
Design : TOP_FIFO
Version: O-2018.06-SP1
Date   : Sat May  7 20:39:37 2022
****************************************

Library(s) Used:

    saed32rvt_tt1p05v25c (File: /opt/ECE_Lib/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)
    saed32sram_tt1p05v25c (File: /opt/ECE_Lib/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db)

Number of ports:                          260
Number of nets:                           400
Number of cells:                          208
Number of combinational cells:            127
Number of sequential cells:                54
Number of macros/black boxes:               1
Number of buf/inv:                         21
Number of references:                      23

Combinational area:                331.403781
Buf/Inv area:                       31.259713
Noncombinational area:             279.304265
Macro/Black Box area:            25783.769531
Net Interconnect area:             144.727288

Total cell area:                 26394.477577
Total area:                      26539.204865
1
