
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010570  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  08010750  08010750  00011750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ab8  08010ab8  000121ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010ab8  08010ab8  00011ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ac0  08010ac0  000121ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ac0  08010ac0  00011ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ac4  08010ac4  00011ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08010ac8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019a0  200001ec  08010cb4  000121ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b8c  08010cb4  00012b8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d7e7  00000000  00000000  0001221c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006553  00000000  00000000  0003fa03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002278  00000000  00000000  00045f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a3a  00000000  00000000  000481d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b41  00000000  00000000  00049c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002edea  00000000  00000000  0007274b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7493  00000000  00000000  000a1535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001889c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009840  00000000  00000000  00188a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0019224c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010738 	.word	0x08010738

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	08010738 	.word	0x08010738

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f006 f9ce 	bl	80069c4 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <AD5160_Write>:

static HAL_StatusTypeDef AD5160_Write(AD5160_HandleTypeDef *had, uint8_t data) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_RESET);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	6858      	ldr	r0, [r3, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	891b      	ldrh	r3, [r3, #8]
 8000644:	2200      	movs	r2, #0
 8000646:	4619      	mov	r1, r3
 8000648:	f006 f9bc 	bl	80069c4 <HAL_GPIO_WritePin>

    for(volatile int i = 0; i < 100; i++);
 800064c:	2300      	movs	r3, #0
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	e002      	b.n	8000658 <AD5160_Write+0x28>
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	3301      	adds	r3, #1
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b63      	cmp	r3, #99	@ 0x63
 800065c:	ddf9      	ble.n	8000652 <AD5160_Write+0x22>

    status = HAL_SPI_Transmit(had->hspi, &data, 1, 100);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	6818      	ldr	r0, [r3, #0]
 8000662:	1cf9      	adds	r1, r7, #3
 8000664:	2364      	movs	r3, #100	@ 0x64
 8000666:	2201      	movs	r2, #1
 8000668:	f009 fde9 	bl	800a23e <HAL_SPI_Transmit>
 800066c:	4603      	mov	r3, r0
 800066e:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	6858      	ldr	r0, [r3, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	891b      	ldrh	r3, [r3, #8]
 8000678:	2201      	movs	r2, #1
 800067a:	4619      	mov	r1, r3
 800067c:	f006 f9a2 	bl	80069c4 <HAL_GPIO_WritePin>

    return status;
 8000680:	7bfb      	ldrb	r3, [r7, #15]
}
 8000682:	4618      	mov	r0, r3
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <AD5160_SetResistance>:
* @brief Set the resistance value (0-255)
* @param had: pointer to AD5160 structure
* @param value: value (0-255)
* @retval Execution status
*/
HAL_StatusTypeDef AD5160_SetResistance(AD5160_HandleTypeDef *had, uint8_t value) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
 8000692:	460b      	mov	r3, r1
 8000694:	70fb      	strb	r3, [r7, #3]
    if (had->is_shutdown) {
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	7adb      	ldrb	r3, [r3, #11]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <AD5160_SetResistance+0x18>
        return HAL_ERROR;
 800069e:	2301      	movs	r3, #1
 80006a0:	e00d      	b.n	80006be <AD5160_SetResistance+0x34>
    }

    HAL_StatusTypeDef status = AD5160_Write(had, value);
 80006a2:	78fb      	ldrb	r3, [r7, #3]
 80006a4:	4619      	mov	r1, r3
 80006a6:	6878      	ldr	r0, [r7, #4]
 80006a8:	f7ff ffc2 	bl	8000630 <AD5160_Write>
 80006ac:	4603      	mov	r3, r0
 80006ae:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d102      	bne.n	80006bc <AD5160_SetResistance+0x32>
        had->current_value = value;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	78fa      	ldrb	r2, [r7, #3]
 80006ba:	729a      	strb	r2, [r3, #10]
    }
    return status;
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3710      	adds	r7, #16
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b086      	sub	sp, #24
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6178      	str	r0, [r7, #20]
 80006ce:	6139      	str	r1, [r7, #16]
 80006d0:	60fa      	str	r2, [r7, #12]
 80006d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80006d6:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d00c      	beq.n	80006f8 <DAC8551_Init+0x32>
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d009      	beq.n	80006f8 <DAC8551_Init+0x32>
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d006      	beq.n	80006f8 <DAC8551_Init+0x32>
 80006ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80006ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f6:	d801      	bhi.n	80006fc <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 80006f8:	2302      	movs	r3, #2
 80006fa:	e02f      	b.n	800075c <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	897a      	ldrh	r2, [r7, #10]
 800070c:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	2200      	movs	r2, #0
 8000718:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	2200      	movs	r2, #0
 800071e:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000720:	897b      	ldrh	r3, [r7, #10]
 8000722:	2201      	movs	r2, #1
 8000724:	4619      	mov	r1, r3
 8000726:	68f8      	ldr	r0, [r7, #12]
 8000728:	f006 f94c 	bl	80069c4 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 800072c:	6978      	ldr	r0, [r7, #20]
 800072e:	f000 f83d 	bl	80007ac <DAC8551_PowerUp>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 8000738:	2303      	movs	r3, #3
 800073a:	e00f      	b.n	800075c <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	2201      	movs	r2, #1
 8000740:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 8000742:	2100      	movs	r1, #0
 8000744:	6978      	ldr	r0, [r7, #20]
 8000746:	f000 f80d 	bl	8000764 <DAC8551_WriteValue>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d004      	beq.n	800075a <DAC8551_Init+0x94>
    	hdac->initialized = false;
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	2200      	movs	r2, #0
 8000754:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 8000756:	2303      	movs	r3, #3
 8000758:	e000      	b.n	800075c <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	3718      	adds	r7, #24
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	460b      	mov	r3, r1
 800076e:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f000 f871 	bl	8000858 <DAC8551_ValidateHandle>
 8000776:	4603      	mov	r3, r0
 8000778:	f083 0301 	eor.w	r3, r3, #1
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 8000782:	2302      	movs	r3, #2
 8000784:	e00e      	b.n	80007a4 <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 8000786:	887b      	ldrh	r3, [r7, #2]
 8000788:	461a      	mov	r2, r3
 800078a:	2100      	movs	r1, #0
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 f820 	bl	80007d2 <DAC8551_WriteCommand>
 8000792:	4603      	mov	r3, r0
 8000794:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000796:	7bfb      	ldrb	r3, [r7, #15]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d102      	bne.n	80007a2 <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	887a      	ldrh	r2, [r7, #2]
 80007a0:	821a      	strh	r2, [r3, #16]
    }

    return status;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 80007ba:	2302      	movs	r3, #2
 80007bc:	e005      	b.n	80007ca <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2130      	movs	r1, #48	@ 0x30
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f000 f805 	bl	80007d2 <DAC8551_WriteCommand>
 80007c8:	4603      	mov	r3, r0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	b084      	sub	sp, #16
 80007d6:	af00      	add	r7, sp, #0
 80007d8:	6078      	str	r0, [r7, #4]
 80007da:	460b      	mov	r3, r1
 80007dc:	70fb      	strb	r3, [r7, #3]
 80007de:	4613      	mov	r3, r2
 80007e0:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d007      	beq.n	80007f8 <DAC8551_WriteCommand+0x26>
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d003      	beq.n	80007f8 <DAC8551_WriteCommand+0x26>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d101      	bne.n	80007fc <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 80007f8:	2302      	movs	r3, #2
 80007fa:	e029      	b.n	8000850 <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 80007fc:	78fb      	ldrb	r3, [r7, #3]
 80007fe:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 8000800:	883b      	ldrh	r3, [r7, #0]
 8000802:	0a1b      	lsrs	r3, r3, #8
 8000804:	b29b      	uxth	r3, r3
 8000806:	b2db      	uxtb	r3, r3
 8000808:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 800080a:	883b      	ldrh	r3, [r7, #0]
 800080c:	b2db      	uxtb	r3, r3
 800080e:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6858      	ldr	r0, [r3, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	891b      	ldrh	r3, [r3, #8]
 8000818:	2200      	movs	r2, #0
 800081a:	4619      	mov	r1, r3
 800081c:	f006 f8d2 	bl	80069c4 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6818      	ldr	r0, [r3, #0]
 8000824:	f107 010c 	add.w	r1, r7, #12
 8000828:	2364      	movs	r3, #100	@ 0x64
 800082a:	2203      	movs	r2, #3
 800082c:	f009 fd07 	bl	800a23e <HAL_SPI_Transmit>
 8000830:	4603      	mov	r3, r0
 8000832:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	6858      	ldr	r0, [r3, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	891b      	ldrh	r3, [r3, #8]
 800083c:	2201      	movs	r2, #1
 800083e:	4619      	mov	r1, r3
 8000840:	f006 f8c0 	bl	80069c4 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d101      	bne.n	800084e <DAC8551_WriteCommand+0x7c>
 800084a:	2300      	movs	r3, #0
 800084c:	e000      	b.n	8000850 <DAC8551_WriteCommand+0x7e>
 800084e:	2303      	movs	r3, #3
}
 8000850:	4618      	mov	r0, r3
 8000852:	3710      	adds	r7, #16
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d015      	beq.n	8000892 <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	7c9b      	ldrb	r3, [r3, #18]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d011      	beq.n	8000892 <DAC8551_ValidateHandle+0x3a>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d00d      	beq.n	8000892 <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 800087a:	2b00      	cmp	r3, #0
 800087c:	d009      	beq.n	8000892 <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	edd3 7a03 	vldr	s15, [r3, #12]
 8000884:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800088c:	dd01      	ble.n	8000892 <DAC8551_ValidateHandle+0x3a>
 800088e:	2301      	movs	r3, #1
 8000890:	e000      	b.n	8000894 <DAC8551_ValidateHandle+0x3c>
 8000892:	2300      	movs	r3, #0
 8000894:	f003 0301 	and.w	r3, r3, #1
 8000898:	b2db      	uxtb	r3, r3
}
 800089a:	4618      	mov	r0, r3
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 80008a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80008aa:	b089      	sub	sp, #36	@ 0x24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	4611      	mov	r1, r2
 80008b4:	461a      	mov	r2, r3
 80008b6:	460b      	mov	r3, r1
 80008b8:	71fb      	strb	r3, [r7, #7]
 80008ba:	4613      	mov	r3, r2
 80008bc:	80bb      	strh	r3, [r7, #4]
 80008be:	466b      	mov	r3, sp
 80008c0:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	68ba      	ldr	r2, [r7, #8]
 80008c6:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	79fa      	ldrb	r2, [r7, #7]
 80008cc:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	88ba      	ldrh	r2, [r7, #4]
 80008d2:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80008da:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80008e2:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 80008e4:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 80008e8:	460b      	mov	r3, r1
 80008ea:	3b01      	subs	r3, #1
 80008ec:	61bb      	str	r3, [r7, #24]
 80008ee:	b28b      	uxth	r3, r1
 80008f0:	2200      	movs	r2, #0
 80008f2:	4698      	mov	r8, r3
 80008f4:	4691      	mov	r9, r2
 80008f6:	f04f 0200 	mov.w	r2, #0
 80008fa:	f04f 0300 	mov.w	r3, #0
 80008fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000902:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000906:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800090a:	b28b      	uxth	r3, r1
 800090c:	2200      	movs	r2, #0
 800090e:	461c      	mov	r4, r3
 8000910:	4615      	mov	r5, r2
 8000912:	f04f 0200 	mov.w	r2, #0
 8000916:	f04f 0300 	mov.w	r3, #0
 800091a:	00eb      	lsls	r3, r5, #3
 800091c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000920:	00e2      	lsls	r2, r4, #3
 8000922:	460b      	mov	r3, r1
 8000924:	3307      	adds	r3, #7
 8000926:	08db      	lsrs	r3, r3, #3
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	ebad 0d03 	sub.w	sp, sp, r3
 800092e:	466b      	mov	r3, sp
 8000930:	3300      	adds	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 8000934:	2200      	movs	r2, #0
 8000936:	6979      	ldr	r1, [r7, #20]
 8000938:	68f8      	ldr	r0, [r7, #12]
 800093a:	f000 f84c 	bl	80009d6 <eepromReadPage>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <eepromInit+0xa2>
 8000944:	2301      	movs	r3, #1
 8000946:	e012      	b.n	800096e <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 8000948:	2300      	movs	r3, #0
 800094a:	83fb      	strh	r3, [r7, #30]
 800094c:	e009      	b.n	8000962 <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 800094e:	8bfb      	ldrh	r3, [r7, #30]
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	5cd3      	ldrb	r3, [r2, r3]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <eepromInit+0xb6>
 8000958:	2302      	movs	r3, #2
 800095a:	e008      	b.n	800096e <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 800095c:	8bfb      	ldrh	r3, [r7, #30]
 800095e:	3301      	adds	r3, #1
 8000960:	83fb      	strh	r3, [r7, #30]
 8000962:	8bfa      	ldrh	r2, [r7, #30]
 8000964:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000968:	429a      	cmp	r2, r3
 800096a:	d3f0      	bcc.n	800094e <eepromInit+0xa8>

	return EE_OK;
 800096c:	2300      	movs	r3, #0
 800096e:	46b5      	mov	sp, r6
}
 8000970:	4618      	mov	r0, r3
 8000972:	3724      	adds	r7, #36	@ 0x24
 8000974:	46bd      	mov	sp, r7
 8000976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800097a <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 800097a:	b5b0      	push	{r4, r5, r7, lr}
 800097c:	b08a      	sub	sp, #40	@ 0x28
 800097e:	af04      	add	r7, sp, #16
 8000980:	60f8      	str	r0, [r7, #12]
 8000982:	60b9      	str	r1, [r7, #8]
 8000984:	4613      	mov	r3, r2
 8000986:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	895b      	ldrh	r3, [r3, #10]
 800098c:	88fa      	ldrh	r2, [r7, #6]
 800098e:	fb12 f303 	smulbb	r3, r2, r3
 8000992:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	791b      	ldrb	r3, [r3, #4]
 800099c:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80009a2:	461d      	mov	r5, r3
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	895b      	ldrh	r3, [r3, #10]
 80009a8:	8afa      	ldrh	r2, [r7, #22]
 80009aa:	2164      	movs	r1, #100	@ 0x64
 80009ac:	9102      	str	r1, [sp, #8]
 80009ae:	9301      	str	r3, [sp, #4]
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	462b      	mov	r3, r5
 80009b6:	4621      	mov	r1, r4
 80009b8:	f006 f8d2 	bl	8006b60 <HAL_I2C_Mem_Write>
 80009bc:	4603      	mov	r3, r0
 80009be:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 80009c0:	7d7b      	ldrb	r3, [r7, #21]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 80009c6:	200a      	movs	r0, #10
 80009c8:	f002 f9e6 	bl	8002d98 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 80009cc:	7d7b      	ldrb	r3, [r7, #21]
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bdb0      	pop	{r4, r5, r7, pc}

080009d6 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80009d6:	b5b0      	push	{r4, r5, r7, lr}
 80009d8:	b08a      	sub	sp, #40	@ 0x28
 80009da:	af04      	add	r7, sp, #16
 80009dc:	60f8      	str	r0, [r7, #12]
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	4613      	mov	r3, r2
 80009e2:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	895b      	ldrh	r3, [r3, #10]
 80009e8:	88fa      	ldrh	r2, [r7, #6]
 80009ea:	fb12 f303 	smulbb	r3, r2, r3
 80009ee:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6818      	ldr	r0, [r3, #0]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	791b      	ldrb	r3, [r3, #4]
 80009f8:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 80009fe:	461d      	mov	r5, r3
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	895b      	ldrh	r3, [r3, #10]
 8000a04:	8afa      	ldrh	r2, [r7, #22]
 8000a06:	2114      	movs	r1, #20
 8000a08:	9102      	str	r1, [sp, #8]
 8000a0a:	9301      	str	r3, [sp, #4]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	462b      	mov	r3, r5
 8000a12:	4621      	mov	r1, r4
 8000a14:	f006 f9b8 	bl	8006d88 <HAL_I2C_Mem_Read>
 8000a18:	4603      	mov	r3, r0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bdb0      	pop	{r4, r5, r7, pc}

08000a22 <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 8000a22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a26:	b087      	sub	sp, #28
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	466b      	mov	r3, sp
 8000a2e:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 8000a30:	2300      	movs	r3, #0
 8000a32:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	8959      	ldrh	r1, [r3, #10]
 8000a38:	460b      	mov	r3, r1
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	b28b      	uxth	r3, r1
 8000a40:	2200      	movs	r2, #0
 8000a42:	4698      	mov	r8, r3
 8000a44:	4691      	mov	r9, r2
 8000a46:	f04f 0200 	mov.w	r2, #0
 8000a4a:	f04f 0300 	mov.w	r3, #0
 8000a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000a5a:	b28b      	uxth	r3, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	461c      	mov	r4, r3
 8000a60:	4615      	mov	r5, r2
 8000a62:	f04f 0200 	mov.w	r2, #0
 8000a66:	f04f 0300 	mov.w	r3, #0
 8000a6a:	00eb      	lsls	r3, r5, #3
 8000a6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000a70:	00e2      	lsls	r2, r4, #3
 8000a72:	460b      	mov	r3, r1
 8000a74:	3307      	adds	r3, #7
 8000a76:	08db      	lsrs	r3, r3, #3
 8000a78:	00db      	lsls	r3, r3, #3
 8000a7a:	ebad 0d03 	sub.w	sp, sp, r3
 8000a7e:	466b      	mov	r3, sp
 8000a80:	3300      	adds	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	895b      	ldrh	r3, [r3, #10]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	68f8      	ldr	r0, [r7, #12]
 8000a8e:	f00f f97d 	bl	800fd8c <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a92:	2300      	movs	r3, #0
 8000a94:	82bb      	strh	r3, [r7, #20]
 8000a96:	e012      	b.n	8000abe <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a98:	8abb      	ldrh	r3, [r7, #20]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	68f9      	ldr	r1, [r7, #12]
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff ff6b 	bl	800097a <eepromWritePage>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000aa8:	200a      	movs	r0, #10
 8000aaa:	f002 f975 	bl	8002d98 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000aae:	7dfb      	ldrb	r3, [r7, #23]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <eepromFormat+0x96>
 8000ab4:	7dfb      	ldrb	r3, [r7, #23]
 8000ab6:	e008      	b.n	8000aca <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000ab8:	8abb      	ldrh	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	82bb      	strh	r3, [r7, #20]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	895b      	ldrh	r3, [r3, #10]
 8000ac2:	8aba      	ldrh	r2, [r7, #20]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d3e7      	bcc.n	8000a98 <eepromFormat+0x76>
	}
	return status;
 8000ac8:	7dfb      	ldrb	r3, [r7, #23]
 8000aca:	46b5      	mov	sp, r6
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	371c      	adds	r7, #28
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000ad8 <HAL_FDCAN_RxFifo0Callback>:
    // Check and recover FDCAN bus state after execution
    //CAN_CheckAndRecover();
}

// Callback for receiving data through FDCAN
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]

    // Check for new message in FIFO0
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d022      	beq.n	8000b32 <HAL_FDCAN_RxFifo0Callback+0x5a>
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, rx_data) == HAL_OK) {
 8000aec:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000aee:	4a14      	ldr	r2, [pc, #80]	@ (8000b40 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000af0:	2140      	movs	r1, #64	@ 0x40
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f005 f9b4 	bl	8005e60 <HAL_FDCAN_GetRxMessage>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d119      	bne.n	8000b32 <HAL_FDCAN_RxFifo0Callback+0x5a>
            if (RxHeader.DataLength == FDCAN_DLC_BYTES_64) {//HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8000afe:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	2b0f      	cmp	r3, #15
 8000b04:	d10c      	bne.n	8000b20 <HAL_FDCAN_RxFifo0Callback+0x48>
                CAN_LOG("64-byte packet received: ID=0x%03X\n", RxHeader.Identifier);
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000b0e:	f00e fff5 	bl	800fafc <iprintf>
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f00e ff19 	bl	800f950 <fflush>
            } else {
                CAN_LOG("Invalid packet length received\n");
            }
        }
    }
}
 8000b1e:	e008      	b.n	8000b32 <HAL_FDCAN_RxFifo0Callback+0x5a>
                CAN_LOG("Invalid packet length received\n");
 8000b20:	480a      	ldr	r0, [pc, #40]	@ (8000b4c <HAL_FDCAN_RxFifo0Callback+0x74>)
 8000b22:	f00f f853 	bl	800fbcc <puts>
 8000b26:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f00e ff0f 	bl	800f950 <fflush>
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000254 	.word	0x20000254
 8000b40:	2000022c 	.word	0x2000022c
 8000b44:	08010790 	.word	0x08010790
 8000b48:	2000019c 	.word	0x2000019c
 8000b4c:	080107b4 	.word	0x080107b4

08000b50 <HAL_FDCAN_ErrorStatusCallback>:

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs){HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
 8000b5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b62:	f005 ff47 	bl	80069f4 <HAL_GPIO_TogglePin>

}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <HAL_FDCAN_ErrorCallback>:

// Callback for notifying FDCAN transmission errors
void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan) {HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b7c:	4822      	ldr	r0, [pc, #136]	@ (8000c08 <HAL_FDCAN_ErrorCallback+0x98>)
 8000b7e:	f005 ff39 	bl	80069f4 <HAL_GPIO_TogglePin>
    uint32_t error_flags = HAL_FDCAN_GetError(hfdcan);
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f005 fd3a 	bl	80065fc <HAL_FDCAN_GetError>
 8000b88:	61f8      	str	r0, [r7, #28]

    // Logging detected errors
    CAN_LOG("FDCAN error callback triggered, flags: 0x%08X\n", error_flags);
 8000b8a:	69f9      	ldr	r1, [r7, #28]
 8000b8c:	481f      	ldr	r0, [pc, #124]	@ (8000c0c <HAL_FDCAN_ErrorCallback+0x9c>)
 8000b8e:	f00e ffb5 	bl	800fafc <iprintf>
 8000b92:	4b1f      	ldr	r3, [pc, #124]	@ (8000c10 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f00e fed9 	bl	800f950 <fflush>

    // Clear error flags to recover
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, error_flags);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	69fa      	ldr	r2, [r7, #28]
 8000ba4:	651a      	str	r2, [r3, #80]	@ 0x50

    // Retrieve and log the current error counters
    FDCAN_ErrorCountersTypeDef errors;
    HAL_FDCAN_GetErrorCounters(hfdcan, &errors);
 8000ba6:	f107 030c 	add.w	r3, r7, #12
 8000baa:	4619      	mov	r1, r3
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f005 fa5f 	bl	8006070 <HAL_FDCAN_GetErrorCounters>

    CAN_LOG("FDCAN Error Counters - Tx Errors: %d, Rx Errors: %d\n", errors.TxErrorCnt, errors.RxErrorCnt);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4816      	ldr	r0, [pc, #88]	@ (8000c14 <HAL_FDCAN_ErrorCallback+0xa4>)
 8000bba:	f00e ff9f 	bl	800fafc <iprintf>
 8000bbe:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f00e fec3 	bl	800f950 <fflush>

    // Check if Transmission Error Counter exceeds the threshold
    if (errors.TxErrorCnt >= can_tx_manager.tec_threshold) {
 8000bca:	68fa      	ldr	r2, [r7, #12]
 8000bcc:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d314      	bcc.n	8000bfe <HAL_FDCAN_ErrorCallback+0x8e>
        CAN_LOG("Error threshold exceeded. Recovering CAN bus...\n");
 8000bd4:	4811      	ldr	r0, [pc, #68]	@ (8000c1c <HAL_FDCAN_ErrorCallback+0xac>)
 8000bd6:	f00e fff9 	bl	800fbcc <puts>
 8000bda:	4b0d      	ldr	r3, [pc, #52]	@ (8000c10 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f00e feb5 	bl	800f950 <fflush>
        HAL_FDCAN_Stop(hfdcan);  // Stop the FDCAN module
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f005 f8ca 	bl	8005d80 <HAL_FDCAN_Stop>
        HAL_FDCAN_Start(hfdcan);  // Restart the FDCAN module
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f005 f89f 	bl	8005d30 <HAL_FDCAN_Start>
        can_tx_manager.transmission_enabled = 1;  // Re-enable transmission
 8000bf2:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	721a      	strb	r2, [r3, #8]
        can_tx_manager.current_retries = 0;    // Reset retry attempts
 8000bf8:	4b07      	ldr	r3, [pc, #28]	@ (8000c18 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
    }
}
 8000bfe:	bf00      	nop
 8000c00:	3720      	adds	r7, #32
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	48000800 	.word	0x48000800
 8000c0c:	080107d4 	.word	0x080107d4
 8000c10:	2000019c 	.word	0x2000019c
 8000c14:	08010804 	.word	0x08010804
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	0801083c 	.word	0x0801083c

08000c20 <FDCAN_Init>:

// Initialization of FDCAN with filters and notifications
void FDCAN_Init(void) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
    // Configure TX header with default parameters
    TxHeader.Identifier = 0x123;  // Example message ID
 8000c26:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c28:	f240 1223 	movw	r2, #291	@ 0x123
 8000c2c:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000c2e:	4b34      	ldr	r3, [pc, #208]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000c34:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_64;  // Fixed data length
 8000c3a:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c3c:	220f      	movs	r2, #15
 8000c3e:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000c40:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000c46:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c4e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000c52:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000c54:	4b2a      	ldr	r3, [pc, #168]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c56:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000c5a:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 8000c5c:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <FDCAN_Init+0xe0>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	621a      	str	r2, [r3, #32]

    // Set filters for receiving only specific IDs
    FDCAN_FilterTypeDef sFilterConfig;
    sFilterConfig.IdType = FDCAN_STANDARD_ID;              // Standard ID filtering
 8000c62:	2300      	movs	r3, #0
 8000c64:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIndex = 0;                         // Filter index
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;          // Mask-based filter configuration
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;  // Route data to FIFO0
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterID1 = 0x123;                       // Example ID to filter
 8000c72:	f240 1323 	movw	r3, #291	@ 0x123
 8000c76:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID2 = 0x7FF;                       // Mask allowing all IDs
 8000c78:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c7c:	617b      	str	r3, [r7, #20]

    // Apply the filter configuration
    if (HAL_FDCAN_ConfigFilter(&can_port, &sFilterConfig) != HAL_OK) {
 8000c7e:	463b      	mov	r3, r7
 8000c80:	4619      	mov	r1, r3
 8000c82:	4820      	ldr	r0, [pc, #128]	@ (8000d04 <FDCAN_Init+0xe4>)
 8000c84:	f004 fffa 	bl	8005c7c <HAL_FDCAN_ConfigFilter>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d00a      	beq.n	8000ca4 <FDCAN_Init+0x84>
        CAN_LOG("Error configuring FDCAN filter\n");
 8000c8e:	481e      	ldr	r0, [pc, #120]	@ (8000d08 <FDCAN_Init+0xe8>)
 8000c90:	f00e ff9c 	bl	800fbcc <puts>
 8000c94:	4b1d      	ldr	r3, [pc, #116]	@ (8000d0c <FDCAN_Init+0xec>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f00e fe58 	bl	800f950 <fflush>
        Error_Handler();
 8000ca0:	f000 ff50 	bl	8001b44 <Error_Handler>
    }

    // Enable the FDCAN module
    if (HAL_FDCAN_Start(&can_port) != HAL_OK) {
 8000ca4:	4817      	ldr	r0, [pc, #92]	@ (8000d04 <FDCAN_Init+0xe4>)
 8000ca6:	f005 f843 	bl	8005d30 <HAL_FDCAN_Start>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d00a      	beq.n	8000cc6 <FDCAN_Init+0xa6>
        CAN_LOG("Error starting FDCAN\n");
 8000cb0:	4817      	ldr	r0, [pc, #92]	@ (8000d10 <FDCAN_Init+0xf0>)
 8000cb2:	f00e ff8b 	bl	800fbcc <puts>
 8000cb6:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <FDCAN_Init+0xec>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f00e fe47 	bl	800f950 <fflush>
        Error_Handler();
 8000cc2:	f000 ff3f 	bl	8001b44 <Error_Handler>
    }

    HAL_FDCAN_ConfigInterruptLines(&can_port, FDCAN_IT_BUS_OFF, FDCAN_INTERRUPT_LINE0);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000ccc:	480d      	ldr	r0, [pc, #52]	@ (8000d04 <FDCAN_Init+0xe4>)
 8000cce:	f005 f9f4 	bl	80060ba <HAL_FDCAN_ConfigInterruptLines>

    // Activate reception notification for FIFO0
    if (HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_ERROR_WARNING | FDCAN_IT_BUS_OFF, 0) != HAL_OK) {
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	490f      	ldr	r1, [pc, #60]	@ (8000d14 <FDCAN_Init+0xf4>)
 8000cd6:	480b      	ldr	r0, [pc, #44]	@ (8000d04 <FDCAN_Init+0xe4>)
 8000cd8:	f005 fa23 	bl	8006122 <HAL_FDCAN_ActivateNotification>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d00a      	beq.n	8000cf8 <FDCAN_Init+0xd8>
        CAN_LOG("Error enabling reception notifications\n");
 8000ce2:	480d      	ldr	r0, [pc, #52]	@ (8000d18 <FDCAN_Init+0xf8>)
 8000ce4:	f00e ff72 	bl	800fbcc <puts>
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <FDCAN_Init+0xec>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f00e fe2e 	bl	800f950 <fflush>
        Error_Handler();
 8000cf4:	f000 ff26 	bl	8001b44 <Error_Handler>
    }
//    HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_BUS_OFF, 0);

    //HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_BUS_OFF, 0);
}
 8000cf8:	bf00      	nop
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000208 	.word	0x20000208
 8000d04:	2000054c 	.word	0x2000054c
 8000d08:	0801086c 	.word	0x0801086c
 8000d0c:	2000019c 	.word	0x2000019c
 8000d10:	0801088c 	.word	0x0801088c
 8000d14:	000c0001 	.word	0x000c0001
 8000d18:	080108a4 	.word	0x080108a4

08000d1c <RGB_Init>:
			float* mod_temp,
			float* rad_temp,
			uint16_t shunt,
			EEprom_HandleTypeDef* ee,
			uint16_t eeprom_page_num)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b098      	sub	sp, #96	@ 0x60
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	607a      	str	r2, [r7, #4]
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	817b      	strh	r3, [r7, #10]
	uint8_t buf[EE_PAGE_SIZE] = {0};
 8000d2c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d30:	2220      	movs	r2, #32
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f00f f829 	bl	800fd8c <memset>
	if(eepromReadPage(ee, buf, eeprom_page_num) != HAL_OK) return 0;
 8000d3a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8000d3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d42:	4619      	mov	r1, r3
 8000d44:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000d48:	f7ff fe45 	bl	80009d6 <eepromReadPage>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <RGB_Init+0x3a>
 8000d52:	2300      	movs	r3, #0
 8000d54:	e071      	b.n	8000e3a <RGB_Init+0x11e>
//		rgb->threshold = buf[0];
//		rgb->divider = buf[2] <<8 | buf[1];
//		rgb->smolder = buf[4] <<8 | buf[3];
//		rgb->ee_checked = 1;
//	}
	rgb->threshold = buf[0];
 8000d56:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	701a      	strb	r2, [r3, #0]
	rgb->divider = buf[2] <<8 | buf[1];
 8000d5e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	021b      	lsls	r3, r3, #8
 8000d66:	b21a      	sxth	r2, r3
 8000d68:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8000d6c:	b21b      	sxth	r3, r3
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	805a      	strh	r2, [r3, #2]
	rgb->smolder = buf[4] <<8 | buf[3];
 8000d78:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	021b      	lsls	r3, r3, #8
 8000d80:	b21a      	sxth	r2, r3
 8000d82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	809a      	strh	r2, [r3, #4]

	rgb->max_current = max_current;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	897a      	ldrh	r2, [r7, #10]
 8000d96:	80da      	strh	r2, [r3, #6]
	rgb->threshold_had = threshold_had;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
	rgb->divider_dac = divider_dac;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	683a      	ldr	r2, [r7, #0]
 8000da2:	60da      	str	r2, [r3, #12]
	rgb->smolder_dac = smolder_dac;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000da8:	611a      	str	r2, [r3, #16]
	rgb->smolder_dac_channel = smolder_dac_channel;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000dae:	615a      	str	r2, [r3, #20]
	rgb->smolder_comp = smolder_comp;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000db4:	619a      	str	r2, [r3, #24]
	rgb->adc_buffer_pwr = adc_buffer_pwr;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000dba:	625a      	str	r2, [r3, #36]	@ 0x24
	rgb->adc_buffer_shunt = adc_buffer_shunt;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000dc0:	629a      	str	r2, [r3, #40]	@ 0x28
	rgb->shunt = shunt;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8000dc8:	869a      	strh	r2, [r3, #52]	@ 0x34

	DAC_ChannelConfTypeDef sConfig = {0};
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	2230      	movs	r2, #48	@ 0x30
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f00e ffda 	bl	800fd8c <memset>
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_DACEx_SelfCalibrate(rgb->smolder_dac, &sConfig, smolder_dac_channel);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	f107 0110 	add.w	r1, r7, #16
 8000de4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000de6:	4618      	mov	r0, r3
 8000de8:	f004 f9e4 	bl	80051b4 <HAL_DACEx_SelfCalibrate>
	HAL_DAC_SetValue(rgb->smolder_dac, smolder_dac_channel, DAC_ALIGN_12B_R, 0);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	6918      	ldr	r0, [r3, #16]
 8000df0:	2300      	movs	r3, #0
 8000df2:	2200      	movs	r2, #0
 8000df4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000df6:	f003 fff5 	bl	8004de4 <HAL_DAC_SetValue>
	HAL_DAC_Start(rgb->smolder_dac, rgb->smolder_dac_channel);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	691a      	ldr	r2, [r3, #16]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	4619      	mov	r1, r3
 8000e04:	4610      	mov	r0, r2
 8000e06:	f003 ff81 	bl	8004d0c <HAL_DAC_Start>
	HAL_COMP_Start(rgb->smolder_comp);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f003 fd10 	bl	8004834 <HAL_COMP_Start>
	setRGBsmolder(rgb, rgb->smolder);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	889b      	ldrh	r3, [r3, #4]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	68f8      	ldr	r0, [r7, #12]
 8000e1c:	f000 f846 	bl	8000eac <setRGBsmolder>
	setRGBdivider(rgb, rgb->divider);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	885b      	ldrh	r3, [r3, #2]
 8000e24:	4619      	mov	r1, r3
 8000e26:	68f8      	ldr	r0, [r7, #12]
 8000e28:	f000 f826 	bl	8000e78 <setRGBdivider>
	setRGBthreshold(rgb, rgb->threshold);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4619      	mov	r1, r3
 8000e32:	68f8      	ldr	r0, [r7, #12]
 8000e34:	f000 f805 	bl	8000e42 <setRGBthreshold>
	return 1;
 8000e38:	2301      	movs	r3, #1
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3760      	adds	r7, #96	@ 0x60
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <setRGBthreshold>:
//	else{
//		if(!rgb->divider) setRGBdivider(rgb, rgb->divider);
//	}
//}

bool setRGBthreshold(RGB_channel* rgb, uint8_t val){
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70fb      	strb	r3, [r7, #3]
	rgb->last_threshold = val;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	78fa      	ldrb	r2, [r7, #3]
 8000e52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	if(AD5160_SetResistance(rgb->threshold_had, val)!=HAL_OK)	return 0;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	78fa      	ldrb	r2, [r7, #3]
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fc13 	bl	800068a <AD5160_SetResistance>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <setRGBthreshold+0x2c>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e000      	b.n	8000e70 <setRGBthreshold+0x2e>
	return 1;
 8000e6e:	2301      	movs	r3, #1
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <setRGBdivider>:

bool setRGBdivider(RGB_channel* rgb, uint16_t val){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	460b      	mov	r3, r1
 8000e82:	807b      	strh	r3, [r7, #2]
	rgb->last_divider = val;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	887a      	ldrh	r2, [r7, #2]
 8000e88:	875a      	strh	r2, [r3, #58]	@ 0x3a
	if(DAC8551_WriteValue(rgb->divider_dac, val)!=DAC8551_OK)	return 0;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	887a      	ldrh	r2, [r7, #2]
 8000e90:	4611      	mov	r1, r2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fc66 	bl	8000764 <DAC8551_WriteValue>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <setRGBdivider+0x2a>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e000      	b.n	8000ea4 <setRGBdivider+0x2c>
	return 1;
 8000ea2:	2301      	movs	r3, #1
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <setRGBsmolder>:

bool setRGBsmolder(RGB_channel* rgb, uint16_t val){
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	807b      	strh	r3, [r7, #2]
	//printbyte(HAL_COMP_GetState(rgb->smolder_comp));
	rgb->last_smolder = val;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	887a      	ldrh	r2, [r7, #2]
 8000ebc:	879a      	strh	r2, [r3, #60]	@ 0x3c
//		}
//		if(HAL_DAC_SetValue(rgb->smolder_dac, rgb->smolder_dac_channel, DAC_ALIGN_12B_R, val)!=HAL_OK) return 0;
//
//	}

	return 1;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <getRGBthreshold>:

uint8_t getRGBthreshold(RGB_channel* rgb){
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	return rgb->threshold;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <getRGBdivider>:

uint16_t getRGBdivider(RGB_channel* rgb){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	return rgb->divider;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	885b      	ldrh	r3, [r3, #2]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <getRGBsmolder>:

uint16_t getRGBsmolder(RGB_channel* rgb){
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	return rgb->smolder;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	889b      	ldrh	r3, [r3, #4]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <getRGBcurrent>:
//	uint32_t ccr = 100 - val;
//	__HAL_TIM_SET_COMPARE(rgb->pwm_timer, rgb->pwm_timer_channel, (uint16_t)ccr);
//}

// Return value in milliampers
uint16_t getRGBcurrent(RGB_channel* rgb){
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	rgb->actual_current = (uint32_t)(*rgb->adc_buffer_shunt * 25 / rgb->shunt);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	009a      	lsls	r2, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8000f30:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	86da      	strh	r2, [r3, #54]	@ 0x36
	return rgb->actual_current;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SaveRGBconfigToEEPROM>:

void setRGBpwmMode(RGB_channel* rgb, uint8_t mode){

}

HAL_StatusTypeDef SaveRGBconfigToEEPROM(EEprom_HandleTypeDef *eeprom, RGB_channel *channel, uint16_t page) {
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b08c      	sub	sp, #48	@ 0x30
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	60f8      	str	r0, [r7, #12]
 8000f52:	60b9      	str	r1, [r7, #8]
 8000f54:	4613      	mov	r3, r2
 8000f56:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[EE_PAGE_SIZE] = {0}; // Буфер размером с страницу EEPROM
 8000f58:	f107 0310 	add.w	r3, r7, #16
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f00e ff13 	bl	800fd8c <memset>

    // Копируем данные в буфер в правильном порядке
    buffer[0] = channel->last_threshold; // 1 байт
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000f6c:	743b      	strb	r3, [r7, #16]

    // Преобразуем divider в little-endian (2 байта)
    buffer[1] = (uint8_t)(channel->last_divider & 0xFF);
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	747b      	strb	r3, [r7, #17]
    buffer[2] = (uint8_t)((channel->last_divider >> 8) & 0xFF);
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8000f7a:	0a1b      	lsrs	r3, r3, #8
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	74bb      	strb	r3, [r7, #18]

    // Преобразуем smolder в little-endian (2 байта)
    buffer[3] = (uint8_t)(channel->last_smolder & 0xFF);
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	74fb      	strb	r3, [r7, #19]
    buffer[4] = (uint8_t)((channel->last_smolder >> 8) & 0xFF);
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8000f8e:	0a1b      	lsrs	r3, r3, #8
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	753b      	strb	r3, [r7, #20]
//    for (int i = 0; i < 4; i++) {
//        buffer[5 + i] = float_union.bytes[i]; // Порядок little-endian
//    }

    // Вызываем функцию записи страницы
    return eepromWritePage(eeprom, buffer, page);
 8000f96:	88fa      	ldrh	r2, [r7, #6]
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f7ff fceb 	bl	800097a <eepromWritePage>
 8000fa4:	4603      	mov	r3, r0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3730      	adds	r7, #48	@ 0x30
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <BSP_SPI1_Init+0x54>)
 8000fbc:	4a12      	ldr	r2, [pc, #72]	@ (8001008 <BSP_SPI1_Init+0x58>)
 8000fbe:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000fc0:	4b12      	ldr	r3, [pc, #72]	@ (800100c <BSP_SPI1_Init+0x5c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	1c5a      	adds	r2, r3, #1
 8000fc6:	4911      	ldr	r1, [pc, #68]	@ (800100c <BSP_SPI1_Init+0x5c>)
 8000fc8:	600a      	str	r2, [r1, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d114      	bne.n	8000ff8 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000fce:	480d      	ldr	r0, [pc, #52]	@ (8001004 <BSP_SPI1_Init+0x54>)
 8000fd0:	f009 fbb6 	bl	800a740 <HAL_SPI_GetState>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d10e      	bne.n	8000ff8 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000fda:	480a      	ldr	r0, [pc, #40]	@ (8001004 <BSP_SPI1_Init+0x54>)
 8000fdc:	f000 f85a 	bl	8001094 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d108      	bne.n	8000ff8 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000fe6:	4807      	ldr	r0, [pc, #28]	@ (8001004 <BSP_SPI1_Init+0x54>)
 8000fe8:	f000 f812 	bl	8001010 <MX_SPI1_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000ff2:	f06f 0307 	mvn.w	r3, #7
 8000ff6:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000ff8:	687b      	ldr	r3, [r7, #4]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000294 	.word	0x20000294
 8001008:	40013000 	.word	0x40013000
 800100c:	200002f8 	.word	0x200002f8

08001010 <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a1c      	ldr	r2, [pc, #112]	@ (8001090 <MX_SPI1_Init+0x80>)
 8001020:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001028:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001036:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800104a:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2228      	movs	r2, #40	@ 0x28
 8001050:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2207      	movs	r2, #7
 8001068:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2208      	movs	r2, #8
 8001074:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f009 f82c 	bl	800a0d4 <HAL_SPI_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001086:	7bfb      	ldrb	r3, [r7, #15]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40013000 	.word	0x40013000

08001094 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	@ 0x28
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <SPI1_MspInit+0xb0>)
 800109e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a0:	4a28      	ldr	r2, [pc, #160]	@ (8001144 <SPI1_MspInit+0xb0>)
 80010a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <SPI1_MspInit+0xb0>)
 80010aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b4:	4b23      	ldr	r3, [pc, #140]	@ (8001144 <SPI1_MspInit+0xb0>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b8:	4a22      	ldr	r2, [pc, #136]	@ (8001144 <SPI1_MspInit+0xb0>)
 80010ba:	f043 0302 	orr.w	r3, r3, #2
 80010be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c0:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <SPI1_MspInit+0xb0>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80010cc:	2308      	movs	r3, #8
 80010ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80010dc:	2305      	movs	r3, #5
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4818      	ldr	r0, [pc, #96]	@ (8001148 <SPI1_MspInit+0xb4>)
 80010e8:	f005 faea 	bl	80066c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80010ec:	2310      	movs	r3, #16
 80010ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f0:	2302      	movs	r3, #2
 80010f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80010fc:	2305      	movs	r3, #5
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	4810      	ldr	r0, [pc, #64]	@ (8001148 <SPI1_MspInit+0xb4>)
 8001108:	f005 fada 	bl	80066c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800110c:	2320      	movs	r3, #32
 800110e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	2302      	movs	r3, #2
 8001112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 800111c:	2305      	movs	r3, #5
 800111e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	4808      	ldr	r0, [pc, #32]	@ (8001148 <SPI1_MspInit+0xb4>)
 8001128:	f005 faca 	bl	80066c0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	2023      	movs	r0, #35	@ 0x23
 8001132:	f003 fca2 	bl	8004a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001136:	2023      	movs	r0, #35	@ 0x23
 8001138:	f003 fcb9 	bl	8004aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	@ 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000
 8001148:	48000400 	.word	0x48000400

0800114c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001150:	f001 fdb2 	bl	8002cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001154:	f000 f82b 	bl	80011ae <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001158:	f000 fc2c 	bl	80019b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800115c:	f000 fbf8 	bl	8001950 <MX_DMA_Init>
  MX_ADC1_Init();
 8001160:	f000 f872 	bl	8001248 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001164:	f000 f94a 	bl	80013fc <MX_ADC2_Init>
  MX_COMP1_Init();
 8001168:	f000 f9ee 	bl	8001548 <MX_COMP1_Init>
  MX_COMP2_Init();
 800116c:	f000 fa12 	bl	8001594 <MX_COMP2_Init>
  MX_COMP4_Init();
 8001170:	f000 fa36 	bl	80015e0 <MX_COMP4_Init>
  MX_DAC1_Init();
 8001174:	f000 fa7c 	bl	8001670 <MX_DAC1_Init>
  MX_DAC3_Init();
 8001178:	f000 fabe 	bl	80016f8 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 800117c:	f000 faf6 	bl	800176c <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8001180:	f000 fb3c 	bl	80017fc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001184:	f000 fb98 	bl	80018b8 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8001188:	f00d fe0c 	bl	800eda4 <MX_USB_Device_Init>
  MX_IWDG_Init();
 800118c:	f000 fb76 	bl	800187c <MX_IWDG_Init>
  MX_CRC_Init();
 8001190:	f000 fa4c 	bl	800162c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8001194:	f001 f99c 	bl	80024d0 <systemInit>
  HAL_Delay(500);
 8001198:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800119c:	f001 fdfc 	bl	8002d98 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
	  systemTask();
 80011a0:	f001 f972 	bl	8002488 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(10);
 80011a4:	200a      	movs	r0, #10
 80011a6:	f001 fdf7 	bl	8002d98 <HAL_Delay>
	  systemTask();
 80011aa:	bf00      	nop
 80011ac:	e7f8      	b.n	80011a0 <main+0x54>

080011ae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b094      	sub	sp, #80	@ 0x50
 80011b2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b4:	f107 0318 	add.w	r3, r7, #24
 80011b8:	2238      	movs	r2, #56	@ 0x38
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f00e fde5 	bl	800fd8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f007 ffad 	bl	8009130 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 80011d6:	2329      	movs	r3, #41	@ 0x29
 80011d8:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011e0:	2301      	movs	r3, #1
 80011e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80011e4:	2301      	movs	r3, #1
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e8:	2302      	movs	r3, #2
 80011ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ec:	2303      	movs	r3, #3
 80011ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80011f0:	2302      	movs	r3, #2
 80011f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011f4:	2355      	movs	r3, #85	@ 0x55
 80011f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011fc:	2302      	movs	r3, #2
 80011fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001200:	2302      	movs	r3, #2
 8001202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001204:	f107 0318 	add.w	r3, r7, #24
 8001208:	4618      	mov	r0, r3
 800120a:	f008 f845 	bl	8009298 <HAL_RCC_OscConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001214:	f000 fc96 	bl	8001b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001218:	230f      	movs	r3, #15
 800121a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121c:	2303      	movs	r3, #3
 800121e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	2104      	movs	r1, #4
 8001230:	4618      	mov	r0, r3
 8001232:	f008 fb43 	bl	80098bc <HAL_RCC_ClockConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800123c:	f000 fc82 	bl	8001b44 <Error_Handler>
  }
}
 8001240:	bf00      	nop
 8001242:	3750      	adds	r7, #80	@ 0x50
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	@ 0x30
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800124e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2220      	movs	r2, #32
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f00e fd93 	bl	800fd8c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001266:	4b5d      	ldr	r3, [pc, #372]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001268:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800126c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800126e:	4b5b      	ldr	r3, [pc, #364]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001270:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001274:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001276:	4b59      	ldr	r3, [pc, #356]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127c:	4b57      	ldr	r3, [pc, #348]	@ (80013dc <MX_ADC1_Init+0x194>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001282:	4b56      	ldr	r3, [pc, #344]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001288:	4b54      	ldr	r3, [pc, #336]	@ (80013dc <MX_ADC1_Init+0x194>)
 800128a:	2201      	movs	r2, #1
 800128c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800128e:	4b53      	ldr	r3, [pc, #332]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001290:	2204      	movs	r2, #4
 8001292:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001294:	4b51      	ldr	r3, [pc, #324]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001296:	2200      	movs	r2, #0
 8001298:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800129a:	4b50      	ldr	r3, [pc, #320]	@ (80013dc <MX_ADC1_Init+0x194>)
 800129c:	2200      	movs	r2, #0
 800129e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 80012a0:	4b4e      	ldr	r3, [pc, #312]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012a2:	2207      	movs	r2, #7
 80012a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012a6:	4b4d      	ldr	r3, [pc, #308]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ae:	4b4b      	ldr	r3, [pc, #300]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012b4:	4b49      	ldr	r3, [pc, #292]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012ba:	4b48      	ldr	r3, [pc, #288]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012bc:	2201      	movs	r2, #1
 80012be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012c2:	4b46      	ldr	r3, [pc, #280]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80012c8:	4b44      	ldr	r3, [pc, #272]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d0:	4842      	ldr	r0, [pc, #264]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012d2:	f002 f813 	bl	80032fc <HAL_ADC_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80012dc:	f000 fc32 	bl	8001b44 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012e0:	2300      	movs	r3, #0
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	483c      	ldr	r0, [pc, #240]	@ (80013dc <MX_ADC1_Init+0x194>)
 80012ec:	f003 f87a 	bl	80043e4 <HAL_ADCEx_MultiModeConfigChannel>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80012f6:	f000 fc25 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012fa:	4b39      	ldr	r3, [pc, #228]	@ (80013e0 <MX_ADC1_Init+0x198>)
 80012fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012fe:	2306      	movs	r3, #6
 8001300:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001302:	2306      	movs	r3, #6
 8001304:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001306:	237f      	movs	r3, #127	@ 0x7f
 8001308:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800130a:	2304      	movs	r3, #4
 800130c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	4619      	mov	r1, r3
 8001316:	4831      	ldr	r0, [pc, #196]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001318:	f002 fa46 	bl	80037a8 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001322:	f000 fc0f 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001326:	4b2f      	ldr	r3, [pc, #188]	@ (80013e4 <MX_ADC1_Init+0x19c>)
 8001328:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800132a:	230c      	movs	r3, #12
 800132c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4619      	mov	r1, r3
 8001332:	482a      	ldr	r0, [pc, #168]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001334:	f002 fa38 	bl	80037a8 <HAL_ADC_ConfigChannel>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800133e:	f000 fc01 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001342:	4b29      	ldr	r3, [pc, #164]	@ (80013e8 <MX_ADC1_Init+0x1a0>)
 8001344:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001346:	2312      	movs	r3, #18
 8001348:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4823      	ldr	r0, [pc, #140]	@ (80013dc <MX_ADC1_Init+0x194>)
 8001350:	f002 fa2a 	bl	80037a8 <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800135a:	f000 fbf3 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <MX_ADC1_Init+0x1a4>)
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001362:	2318      	movs	r3, #24
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4619      	mov	r1, r3
 800136a:	481c      	ldr	r0, [pc, #112]	@ (80013dc <MX_ADC1_Init+0x194>)
 800136c:	f002 fa1c 	bl	80037a8 <HAL_ADC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8001376:	f000 fbe5 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800137a:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <MX_ADC1_Init+0x1a8>)
 800137c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800137e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001382:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4619      	mov	r1, r3
 8001388:	4814      	ldr	r0, [pc, #80]	@ (80013dc <MX_ADC1_Init+0x194>)
 800138a:	f002 fa0d 	bl	80037a8 <HAL_ADC_ConfigChannel>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8001394:	f000 fbd6 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8001398:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <MX_ADC1_Init+0x1ac>)
 800139a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800139c:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80013a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	4619      	mov	r1, r3
 80013a6:	480d      	ldr	r0, [pc, #52]	@ (80013dc <MX_ADC1_Init+0x194>)
 80013a8:	f002 f9fe 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 80013b2:	f000 fbc7 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <MX_ADC1_Init+0x1b0>)
 80013b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80013ba:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80013be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	4619      	mov	r1, r3
 80013c4:	4805      	ldr	r0, [pc, #20]	@ (80013dc <MX_ADC1_Init+0x194>)
 80013c6:	f002 f9ef 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 80013d0:	f000 fbb8 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	3730      	adds	r7, #48	@ 0x30
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200002fc 	.word	0x200002fc
 80013e0:	04300002 	.word	0x04300002
 80013e4:	19200040 	.word	0x19200040
 80013e8:	1d500080 	.word	0x1d500080
 80013ec:	21800100 	.word	0x21800100
 80013f0:	25b00200 	.word	0x25b00200
 80013f4:	c3210000 	.word	0xc3210000
 80013f8:	c7520000 	.word	0xc7520000

080013fc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001402:	463b      	mov	r3, r7
 8001404:	2220      	movs	r2, #32
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f00e fcbf 	bl	800fd8c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800140e:	4b47      	ldr	r3, [pc, #284]	@ (800152c <MX_ADC2_Init+0x130>)
 8001410:	4a47      	ldr	r2, [pc, #284]	@ (8001530 <MX_ADC2_Init+0x134>)
 8001412:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001414:	4b45      	ldr	r3, [pc, #276]	@ (800152c <MX_ADC2_Init+0x130>)
 8001416:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800141a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800141c:	4b43      	ldr	r3, [pc, #268]	@ (800152c <MX_ADC2_Init+0x130>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001422:	4b42      	ldr	r3, [pc, #264]	@ (800152c <MX_ADC2_Init+0x130>)
 8001424:	2200      	movs	r2, #0
 8001426:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001428:	4b40      	ldr	r3, [pc, #256]	@ (800152c <MX_ADC2_Init+0x130>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800142e:	4b3f      	ldr	r3, [pc, #252]	@ (800152c <MX_ADC2_Init+0x130>)
 8001430:	2201      	movs	r2, #1
 8001432:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001434:	4b3d      	ldr	r3, [pc, #244]	@ (800152c <MX_ADC2_Init+0x130>)
 8001436:	2204      	movs	r2, #4
 8001438:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800143a:	4b3c      	ldr	r3, [pc, #240]	@ (800152c <MX_ADC2_Init+0x130>)
 800143c:	2200      	movs	r2, #0
 800143e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001440:	4b3a      	ldr	r3, [pc, #232]	@ (800152c <MX_ADC2_Init+0x130>)
 8001442:	2200      	movs	r2, #0
 8001444:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8001446:	4b39      	ldr	r3, [pc, #228]	@ (800152c <MX_ADC2_Init+0x130>)
 8001448:	2205      	movs	r2, #5
 800144a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800144c:	4b37      	ldr	r3, [pc, #220]	@ (800152c <MX_ADC2_Init+0x130>)
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001454:	4b35      	ldr	r3, [pc, #212]	@ (800152c <MX_ADC2_Init+0x130>)
 8001456:	2200      	movs	r2, #0
 8001458:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145a:	4b34      	ldr	r3, [pc, #208]	@ (800152c <MX_ADC2_Init+0x130>)
 800145c:	2200      	movs	r2, #0
 800145e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001460:	4b32      	ldr	r3, [pc, #200]	@ (800152c <MX_ADC2_Init+0x130>)
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001468:	4b30      	ldr	r3, [pc, #192]	@ (800152c <MX_ADC2_Init+0x130>)
 800146a:	2200      	movs	r2, #0
 800146c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800146e:	4b2f      	ldr	r3, [pc, #188]	@ (800152c <MX_ADC2_Init+0x130>)
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001476:	482d      	ldr	r0, [pc, #180]	@ (800152c <MX_ADC2_Init+0x130>)
 8001478:	f001 ff40 	bl	80032fc <HAL_ADC_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001482:	f000 fb5f 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001486:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <MX_ADC2_Init+0x138>)
 8001488:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800148a:	2306      	movs	r3, #6
 800148c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800148e:	2306      	movs	r3, #6
 8001490:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001492:	237f      	movs	r3, #127	@ 0x7f
 8001494:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001496:	2304      	movs	r3, #4
 8001498:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800149e:	463b      	mov	r3, r7
 80014a0:	4619      	mov	r1, r3
 80014a2:	4822      	ldr	r0, [pc, #136]	@ (800152c <MX_ADC2_Init+0x130>)
 80014a4:	f002 f980 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80014ae:	f000 fb49 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014b2:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <MX_ADC2_Init+0x13c>)
 80014b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014b6:	230c      	movs	r3, #12
 80014b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014ba:	463b      	mov	r3, r7
 80014bc:	4619      	mov	r1, r3
 80014be:	481b      	ldr	r0, [pc, #108]	@ (800152c <MX_ADC2_Init+0x130>)
 80014c0:	f002 f972 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 80014ca:	f000 fb3b 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80014ce:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <MX_ADC2_Init+0x140>)
 80014d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014d2:	2312      	movs	r3, #18
 80014d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014d6:	463b      	mov	r3, r7
 80014d8:	4619      	mov	r1, r3
 80014da:	4814      	ldr	r0, [pc, #80]	@ (800152c <MX_ADC2_Init+0x130>)
 80014dc:	f002 f964 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 80014e6:	f000 fb2d 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <MX_ADC2_Init+0x144>)
 80014ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014ee:	2318      	movs	r3, #24
 80014f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014f2:	463b      	mov	r3, r7
 80014f4:	4619      	mov	r1, r3
 80014f6:	480d      	ldr	r0, [pc, #52]	@ (800152c <MX_ADC2_Init+0x130>)
 80014f8:	f002 f956 	bl	80037a8 <HAL_ADC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 8001502:	f000 fb1f 	bl	8001b44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001506:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_ADC2_Init+0x148>)
 8001508:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800150a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800150e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001510:	463b      	mov	r3, r7
 8001512:	4619      	mov	r1, r3
 8001514:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_ADC2_Init+0x130>)
 8001516:	f002 f947 	bl	80037a8 <HAL_ADC_ConfigChannel>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 8001520:	f000 fb10 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	3720      	adds	r7, #32
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000368 	.word	0x20000368
 8001530:	50000100 	.word	0x50000100
 8001534:	10c00010 	.word	0x10c00010
 8001538:	2e300800 	.word	0x2e300800
 800153c:	32601000 	.word	0x32601000
 8001540:	3ac04000 	.word	0x3ac04000
 8001544:	47520000 	.word	0x47520000

08001548 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800154c:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <MX_COMP1_Init+0x44>)
 800154e:	4a10      	ldr	r2, [pc, #64]	@ (8001590 <MX_COMP1_Init+0x48>)
 8001550:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <MX_COMP1_Init+0x44>)
 8001554:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001558:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <MX_COMP1_Init+0x44>)
 800155c:	2250      	movs	r2, #80	@ 0x50
 800155e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001560:	4b0a      	ldr	r3, [pc, #40]	@ (800158c <MX_COMP1_Init+0x44>)
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001566:	4b09      	ldr	r3, [pc, #36]	@ (800158c <MX_COMP1_Init+0x44>)
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <MX_COMP1_Init+0x44>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <MX_COMP1_Init+0x44>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	@ (800158c <MX_COMP1_Init+0x44>)
 800157a:	f003 f87f 	bl	800467c <HAL_COMP_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8001584:	f000 fade 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000494 	.word	0x20000494
 8001590:	40010200 	.word	0x40010200

08001594 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001598:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <MX_COMP2_Init+0x44>)
 800159a:	4a10      	ldr	r2, [pc, #64]	@ (80015dc <MX_COMP2_Init+0x48>)
 800159c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800159e:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015a4:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015a8:	2250      	movs	r2, #80	@ 0x50
 80015aa:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80015b8:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80015c4:	4804      	ldr	r0, [pc, #16]	@ (80015d8 <MX_COMP2_Init+0x44>)
 80015c6:	f003 f859 	bl	800467c <HAL_COMP_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 80015d0:	f000 fab8 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	200004b8 	.word	0x200004b8
 80015dc:	40010204 	.word	0x40010204

080015e0 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_COMP4_Init+0x44>)
 80015e6:	4a10      	ldr	r2, [pc, #64]	@ (8001628 <MX_COMP4_Init+0x48>)
 80015e8:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <MX_COMP4_Init+0x44>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <MX_COMP4_Init+0x44>)
 80015f2:	2240      	movs	r2, #64	@ 0x40
 80015f4:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <MX_COMP4_Init+0x44>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <MX_COMP4_Init+0x44>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <MX_COMP4_Init+0x44>)
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <MX_COMP4_Init+0x44>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_COMP4_Init+0x44>)
 8001610:	f003 f834 	bl	800467c <HAL_COMP_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 800161a:	f000 fa93 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200004dc 	.word	0x200004dc
 8001628:	4001020c 	.word	0x4001020c

0800162c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001630:	4b0d      	ldr	r3, [pc, #52]	@ (8001668 <MX_CRC_Init+0x3c>)
 8001632:	4a0e      	ldr	r2, [pc, #56]	@ (800166c <MX_CRC_Init+0x40>)
 8001634:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <MX_CRC_Init+0x3c>)
 8001638:	2200      	movs	r2, #0
 800163a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <MX_CRC_Init+0x3c>)
 800163e:	2200      	movs	r2, #0
 8001640:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <MX_CRC_Init+0x3c>)
 8001644:	2200      	movs	r2, #0
 8001646:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <MX_CRC_Init+0x3c>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <MX_CRC_Init+0x3c>)
 8001650:	2201      	movs	r2, #1
 8001652:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	@ (8001668 <MX_CRC_Init+0x3c>)
 8001656:	f003 fa45 	bl	8004ae4 <HAL_CRC_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001660:	f000 fa70 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000500 	.word	0x20000500
 800166c:	40023000 	.word	0x40023000

08001670 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001676:	463b      	mov	r3, r7
 8001678:	2230      	movs	r2, #48	@ 0x30
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f00e fb85 	bl	800fd8c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001682:	4b1b      	ldr	r3, [pc, #108]	@ (80016f0 <MX_DAC1_Init+0x80>)
 8001684:	4a1b      	ldr	r2, [pc, #108]	@ (80016f4 <MX_DAC1_Init+0x84>)
 8001686:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001688:	4819      	ldr	r0, [pc, #100]	@ (80016f0 <MX_DAC1_Init+0x80>)
 800168a:	f003 fb1d 	bl	8004cc8 <HAL_DAC_Init>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001694:	f000 fa56 	bl	8001b44 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001698:	2302      	movs	r3, #2
 800169a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80016b0:	2302      	movs	r3, #2
 80016b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016bc:	463b      	mov	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	4619      	mov	r1, r3
 80016c2:	480b      	ldr	r0, [pc, #44]	@ (80016f0 <MX_DAC1_Init+0x80>)
 80016c4:	f003 fbbc 	bl	8004e40 <HAL_DAC_ConfigChannel>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80016ce:	f000 fa39 	bl	8001b44 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	2210      	movs	r2, #16
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <MX_DAC1_Init+0x80>)
 80016da:	f003 fbb1 	bl	8004e40 <HAL_DAC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80016e4:	f000 fa2e 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	3730      	adds	r7, #48	@ 0x30
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000524 	.word	0x20000524
 80016f4:	50000800 	.word	0x50000800

080016f8 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08c      	sub	sp, #48	@ 0x30
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016fe:	463b      	mov	r3, r7
 8001700:	2230      	movs	r2, #48	@ 0x30
 8001702:	2100      	movs	r1, #0
 8001704:	4618      	mov	r0, r3
 8001706:	f00e fb41 	bl	800fd8c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800170a:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <MX_DAC3_Init+0x6c>)
 800170c:	4a16      	ldr	r2, [pc, #88]	@ (8001768 <MX_DAC3_Init+0x70>)
 800170e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001710:	4814      	ldr	r0, [pc, #80]	@ (8001764 <MX_DAC3_Init+0x6c>)
 8001712:	f003 fad9 	bl	8004cc8 <HAL_DAC_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 800171c:	f000 fa12 	bl	8001b44 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001720:	2302      	movs	r3, #2
 8001722:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001738:	2302      	movs	r3, #2
 800173a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800173c:	2302      	movs	r3, #2
 800173e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001740:	2300      	movs	r3, #0
 8001742:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001744:	463b      	mov	r3, r7
 8001746:	2210      	movs	r2, #16
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	@ (8001764 <MX_DAC3_Init+0x6c>)
 800174c:	f003 fb78 	bl	8004e40 <HAL_DAC_ConfigChannel>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001756:	f000 f9f5 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	3730      	adds	r7, #48	@ 0x30
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000538 	.word	0x20000538
 8001768:	50001000 	.word	0x50001000

0800176c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001770:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 8001772:	4a21      	ldr	r2, [pc, #132]	@ (80017f8 <MX_FDCAN1_Init+0x8c>)
 8001774:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001776:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800177c:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 800177e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001782:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001784:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800178a:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 800178c:	2200      	movs	r2, #0
 800178e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001790:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 8001792:	2200      	movs	r2, #0
 8001794:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 8001798:	2200      	movs	r2, #0
 800179a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 40;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 800179e:	2228      	movs	r2, #40	@ 0x28
 80017a0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80017a2:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017aa:	220e      	movs	r2, #14
 80017ac:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017b0:	2202      	movs	r2, #2
 80017b2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017bc:	2201      	movs	r2, #1
 80017be:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 4;
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017ce:	2204      	movs	r2, #4
 80017d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017da:	2200      	movs	r2, #0
 80017dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <MX_FDCAN1_Init+0x88>)
 80017e0:	f004 f8f2 	bl	80059c8 <HAL_FDCAN_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80017ea:	f000 f9ab 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	2000054c 	.word	0x2000054c
 80017f8:	40006400 	.word	0x40006400

080017fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001800:	4b1b      	ldr	r3, [pc, #108]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001802:	4a1c      	ldr	r2, [pc, #112]	@ (8001874 <MX_I2C2_Init+0x78>)
 8001804:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 8001806:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001808:	4a1b      	ldr	r2, [pc, #108]	@ (8001878 <MX_I2C2_Init+0x7c>)
 800180a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800180c:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <MX_I2C2_Init+0x74>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001812:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001814:	2201      	movs	r2, #1
 8001816:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001818:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <MX_I2C2_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_I2C2_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001836:	480e      	ldr	r0, [pc, #56]	@ (8001870 <MX_I2C2_Init+0x74>)
 8001838:	f005 f8f6 	bl	8006a28 <HAL_I2C_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001842:	f000 f97f 	bl	8001b44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001846:	2100      	movs	r1, #0
 8001848:	4809      	ldr	r0, [pc, #36]	@ (8001870 <MX_I2C2_Init+0x74>)
 800184a:	f005 fe79 	bl	8007540 <HAL_I2CEx_ConfigAnalogFilter>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001854:	f000 f976 	bl	8001b44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001858:	2100      	movs	r1, #0
 800185a:	4805      	ldr	r0, [pc, #20]	@ (8001870 <MX_I2C2_Init+0x74>)
 800185c:	f005 febb 	bl	80075d6 <HAL_I2CEx_ConfigDigitalFilter>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001866:	f000 f96d 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200005b0 	.word	0x200005b0
 8001874:	40005800 	.word	0x40005800
 8001878:	40b285c2 	.word	0x40b285c2

0800187c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_IWDG_Init+0x34>)
 8001882:	4a0c      	ldr	r2, [pc, #48]	@ (80018b4 <MX_IWDG_Init+0x38>)
 8001884:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001886:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <MX_IWDG_Init+0x34>)
 8001888:	2203      	movs	r2, #3
 800188a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_IWDG_Init+0x34>)
 800188e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001892:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_IWDG_Init+0x34>)
 8001896:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800189a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800189c:	4804      	ldr	r0, [pc, #16]	@ (80018b0 <MX_IWDG_Init+0x34>)
 800189e:	f005 fee6 	bl	800766e <HAL_IWDG_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80018a8:	f000 f94c 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000604 	.word	0x20000604
 80018b4:	40003000 	.word	0x40003000

080018b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018bc:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018be:	4a23      	ldr	r2, [pc, #140]	@ (800194c <MX_USART1_UART_Init+0x94>)
 80018c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018c2:	4b21      	ldr	r3, [pc, #132]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018de:	220c      	movs	r2, #12
 80018e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e2:	4b19      	ldr	r3, [pc, #100]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e8:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ee:	4b16      	ldr	r3, [pc, #88]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018f4:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001900:	4811      	ldr	r0, [pc, #68]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 8001902:	f009 f8a5 	bl	800aa50 <HAL_UART_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800190c:	f000 f91a 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001910:	2100      	movs	r1, #0
 8001912:	480d      	ldr	r0, [pc, #52]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 8001914:	f009 fe9e 	bl	800b654 <HAL_UARTEx_SetTxFifoThreshold>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800191e:	f000 f911 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001922:	2100      	movs	r1, #0
 8001924:	4808      	ldr	r0, [pc, #32]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 8001926:	f009 fed3 	bl	800b6d0 <HAL_UARTEx_SetRxFifoThreshold>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001930:	f000 f908 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001934:	4804      	ldr	r0, [pc, #16]	@ (8001948 <MX_USART1_UART_Init+0x90>)
 8001936:	f009 fe54 	bl	800b5e2 <HAL_UARTEx_DisableFifoMode>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001940:	f000 f900 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20000614 	.word	0x20000614
 800194c:	40013800 	.word	0x40013800

08001950 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001956:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <MX_DMA_Init+0x60>)
 8001958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800195a:	4a15      	ldr	r2, [pc, #84]	@ (80019b0 <MX_DMA_Init+0x60>)
 800195c:	f043 0304 	orr.w	r3, r3, #4
 8001960:	6493      	str	r3, [r2, #72]	@ 0x48
 8001962:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <MX_DMA_Init+0x60>)
 8001964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800196e:	4b10      	ldr	r3, [pc, #64]	@ (80019b0 <MX_DMA_Init+0x60>)
 8001970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001972:	4a0f      	ldr	r2, [pc, #60]	@ (80019b0 <MX_DMA_Init+0x60>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6493      	str	r3, [r2, #72]	@ 0x48
 800197a:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <MX_DMA_Init+0x60>)
 800197c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	200b      	movs	r0, #11
 800198c:	f003 f875 	bl	8004a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001990:	200b      	movs	r0, #11
 8001992:	f003 f88c 	bl	8004aae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2100      	movs	r1, #0
 800199a:	200c      	movs	r0, #12
 800199c:	f003 f86d 	bl	8004a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019a0:	200c      	movs	r0, #12
 80019a2:	f003 f884 	bl	8004aae <HAL_NVIC_EnableIRQ>

}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000

080019b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	@ 0x28
 80019b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ca:	4b51      	ldr	r3, [pc, #324]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ce:	4a50      	ldr	r2, [pc, #320]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019e8:	f043 0320 	orr.w	r3, r3, #32
 80019ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ee:	4b48      	ldr	r3, [pc, #288]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	f003 0320 	and.w	r3, r3, #32
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	4b45      	ldr	r3, [pc, #276]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	4a44      	ldr	r2, [pc, #272]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a06:	4b42      	ldr	r3, [pc, #264]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	4b3f      	ldr	r3, [pc, #252]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	4a3e      	ldr	r2, [pc, #248]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2a:	4b39      	ldr	r3, [pc, #228]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4a38      	ldr	r2, [pc, #224]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <MX_GPIO_Init+0x15c>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8001a42:	2200      	movs	r2, #0
 8001a44:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001a48:	4832      	ldr	r0, [pc, #200]	@ (8001b14 <MX_GPIO_Init+0x160>)
 8001a4a:	f004 ffbb 	bl	80069c4 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OPA_B_EN_Pin|B_PEN_Pin|OPA_G_EN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f248 0164 	movw	r1, #32868	@ 0x8064
 8001a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a58:	f004 ffb4 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin|OPA_R_EN_Pin, GPIO_PIN_RESET);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f44f 41e8 	mov.w	r1, #29696	@ 0x7400
 8001a62:	482d      	ldr	r0, [pc, #180]	@ (8001b18 <MX_GPIO_Init+0x164>)
 8001a64:	f004 ffae 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2104      	movs	r1, #4
 8001a6c:	482b      	ldr	r0, [pc, #172]	@ (8001b1c <MX_GPIO_Init+0x168>)
 8001a6e:	f004 ffa9 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 8001a72:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a78:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4822      	ldr	r0, [pc, #136]	@ (8001b14 <MX_GPIO_Init+0x160>)
 8001a8a:	f004 fe19 	bl	80066c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8001a8e:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 8001a92:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	481b      	ldr	r0, [pc, #108]	@ (8001b14 <MX_GPIO_Init+0x160>)
 8001aa8:	f004 fe0a 	bl	80066c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OPA_B_EN_Pin B_PEN_Pin OPA_G_EN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = OPA_B_EN_Pin|B_PEN_Pin|OPA_G_EN_Pin|GREEN_Pin;
 8001aac:	f248 0364 	movw	r3, #32868	@ 0x8064
 8001ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac8:	f004 fdfa 	bl	80066c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin OPA_R_EN_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin|OPA_R_EN_Pin;
 8001acc:	f44f 43e8 	mov.w	r3, #29696	@ 0x7400
 8001ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <MX_GPIO_Init+0x164>)
 8001ae6:	f004 fdeb 	bl	80066c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001aea:	2304      	movs	r3, #4
 8001aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aee:	2301      	movs	r3, #1
 8001af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	4619      	mov	r1, r3
 8001b00:	4806      	ldr	r0, [pc, #24]	@ (8001b1c <MX_GPIO_Init+0x168>)
 8001b02:	f004 fddd 	bl	80066c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b06:	bf00      	nop
 8001b08:	3728      	adds	r7, #40	@ 0x28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48000800 	.word	0x48000800
 8001b18:	48000400 	.word	0x48000400
 8001b1c:	48000c00 	.word	0x48000c00

08001b20 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 8001b28:	1d39      	adds	r1, r7, #4
 8001b2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b2e:	2201      	movs	r2, #1
 8001b30:	4803      	ldr	r0, [pc, #12]	@ (8001b40 <__io_putchar+0x20>)
 8001b32:	f008 ffdd 	bl	800aaf0 <HAL_UART_Transmit>

  return ch;
 8001b36:	687b      	ldr	r3, [r7, #4]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000614 	.word	0x20000614

08001b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b48:	b672      	cpsid	i
}
 8001b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <Error_Handler+0x8>

08001b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b56:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_MspInit+0x54>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b82:	603b      	str	r3, [r7, #0]
 8001b84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001b86:	2000      	movs	r0, #0
 8001b88:	f001 f928 	bl	8002ddc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001b8c:	2000      	movs	r0, #0
 8001b8e:	f001 f939 	bl	8002e04 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8001b92:	f001 f94b 	bl	8002e2c <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b96:	f007 fb6f 	bl	8009278 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40021000 	.word	0x40021000

08001ba8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b0a0      	sub	sp, #128	@ 0x80
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bc0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bc4:	2244      	movs	r2, #68	@ 0x44
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f00e f8df 	bl	800fd8c <memset>
  if(hadc->Instance==ADC1)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bd6:	f040 8082 	bne.w	8001cde <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bde:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001be0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001be4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001be6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bea:	4618      	mov	r0, r3
 8001bec:	f008 f882 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001bf6:	f7ff ffa5 	bl	8001b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	4a89      	ldr	r2, [pc, #548]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001c02:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001c04:	4b88      	ldr	r3, [pc, #544]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d10b      	bne.n	8001c24 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001c0c:	4b87      	ldr	r3, [pc, #540]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c10:	4a86      	ldr	r2, [pc, #536]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c12:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c18:	4b84      	ldr	r3, [pc, #528]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c24:	4b81      	ldr	r3, [pc, #516]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a80      	ldr	r2, [pc, #512]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c2a:	f043 0304 	orr.w	r3, r3, #4
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b7e      	ldr	r3, [pc, #504]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	623b      	str	r3, [r7, #32]
 8001c3a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c40:	4a7a      	ldr	r2, [pc, #488]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c48:	4b78      	ldr	r3, [pc, #480]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	61fb      	str	r3, [r7, #28]
 8001c52:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001c54:	230f      	movs	r3, #15
 8001c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c60:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c64:	4619      	mov	r1, r3
 8001c66:	4872      	ldr	r0, [pc, #456]	@ (8001e30 <HAL_ADC_MspInit+0x288>)
 8001c68:	f004 fd2a 	bl	80066c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c70:	2303      	movs	r3, #3
 8001c72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c78:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c82:	f004 fd1d 	bl	80066c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c86:	4b6b      	ldr	r3, [pc, #428]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001c88:	4a6b      	ldr	r2, [pc, #428]	@ (8001e38 <HAL_ADC_MspInit+0x290>)
 8001c8a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c8c:	4b69      	ldr	r3, [pc, #420]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001c8e:	2205      	movs	r2, #5
 8001c90:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c92:	4b68      	ldr	r3, [pc, #416]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c98:	4b66      	ldr	r3, [pc, #408]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c9e:	4b65      	ldr	r3, [pc, #404]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001ca0:	2280      	movs	r2, #128	@ 0x80
 8001ca2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ca4:	4b63      	ldr	r3, [pc, #396]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001ca6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001caa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cac:	4b61      	ldr	r3, [pc, #388]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001cb2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cb4:	4b5f      	ldr	r3, [pc, #380]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cba:	4b5e      	ldr	r3, [pc, #376]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001cc0:	485c      	ldr	r0, [pc, #368]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cc2:	f003 fba7 	bl	8005414 <HAL_DMA_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001ccc:	f7ff ff3a 	bl	8001b44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a58      	ldr	r2, [pc, #352]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cd4:	655a      	str	r2, [r3, #84]	@ 0x54
 8001cd6:	4a57      	ldr	r2, [pc, #348]	@ (8001e34 <HAL_ADC_MspInit+0x28c>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001cdc:	e09f      	b.n	8001e1e <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a56      	ldr	r2, [pc, #344]	@ (8001e3c <HAL_ADC_MspInit+0x294>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	f040 809a 	bne.w	8001e1e <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001cf0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001cf4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f007 fffa 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_ADC_MspInit+0x162>
      Error_Handler();
 8001d06:	f7ff ff1d 	bl	8001b44 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001d0a:	4b47      	ldr	r3, [pc, #284]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	4a45      	ldr	r2, [pc, #276]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001d12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001d14:	4b44      	ldr	r3, [pc, #272]	@ (8001e28 <HAL_ADC_MspInit+0x280>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d10b      	bne.n	8001d34 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001d1c:	4b43      	ldr	r3, [pc, #268]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d20:	4a42      	ldr	r2, [pc, #264]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d28:	4b40      	ldr	r3, [pc, #256]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d30:	61bb      	str	r3, [r7, #24]
 8001d32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	4b3d      	ldr	r3, [pc, #244]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d38:	4a3c      	ldr	r2, [pc, #240]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d40:	4b3a      	ldr	r3, [pc, #232]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4c:	4b37      	ldr	r3, [pc, #220]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d50:	4a36      	ldr	r2, [pc, #216]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d52:	f043 0304 	orr.w	r3, r3, #4
 8001d56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d58:	4b34      	ldr	r3, [pc, #208]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	4b31      	ldr	r3, [pc, #196]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d68:	4a30      	ldr	r2, [pc, #192]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d6a:	f043 0302 	orr.w	r3, r3, #2
 8001d6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d70:	4b2e      	ldr	r3, [pc, #184]	@ (8001e2c <HAL_ADC_MspInit+0x284>)
 8001d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8001d7c:	2390      	movs	r3, #144	@ 0x90
 8001d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d80:	2303      	movs	r3, #3
 8001d82:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d92:	f004 fc95 	bl	80066c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 8001d96:	2330      	movs	r3, #48	@ 0x30
 8001d98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001da6:	4619      	mov	r1, r3
 8001da8:	4821      	ldr	r0, [pc, #132]	@ (8001e30 <HAL_ADC_MspInit+0x288>)
 8001daa:	f004 fc89 	bl	80066c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 8001dae:	f648 0304 	movw	r3, #34820	@ 0x8804
 8001db2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001db4:	2303      	movs	r3, #3
 8001db6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	481f      	ldr	r0, [pc, #124]	@ (8001e40 <HAL_ADC_MspInit+0x298>)
 8001dc4:	f004 fc7c 	bl	80066c0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001dca:	4a1f      	ldr	r2, [pc, #124]	@ (8001e48 <HAL_ADC_MspInit+0x2a0>)
 8001dcc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001dce:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001dd0:	2224      	movs	r2, #36	@ 0x24
 8001dd2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dda:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001de0:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001de2:	2280      	movs	r2, #128	@ 0x80
 8001de4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001de8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dec:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001df0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001df4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001df6:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001df8:	2220      	movs	r2, #32
 8001dfa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001dfc:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001e02:	4810      	ldr	r0, [pc, #64]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001e04:	f003 fb06 	bl	8005414 <HAL_DMA_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 8001e0e:	f7ff fe99 	bl	8001b44 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a0b      	ldr	r2, [pc, #44]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
 8001e18:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <HAL_ADC_MspInit+0x29c>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001e1e:	bf00      	nop
 8001e20:	3780      	adds	r7, #128	@ 0x80
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200006a8 	.word	0x200006a8
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	48000800 	.word	0x48000800
 8001e34:	200003d4 	.word	0x200003d4
 8001e38:	40020008 	.word	0x40020008
 8001e3c:	50000100 	.word	0x50000100
 8001e40:	48000400 	.word	0x48000400
 8001e44:	20000434 	.word	0x20000434
 8001e48:	4002001c 	.word	0x4002001c

08001e4c <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	@ 0x28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a2d      	ldr	r2, [pc, #180]	@ (8001f20 <HAL_COMP_MspInit+0xd4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d118      	bne.n	8001ea0 <HAL_COMP_MspInit+0x54>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	4a2c      	ldr	r2, [pc, #176]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e86:	2302      	movs	r3, #2
 8001e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	4823      	ldr	r0, [pc, #140]	@ (8001f28 <HAL_COMP_MspInit+0xdc>)
 8001e9a:	f004 fc11 	bl	80066c0 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001e9e:	e03b      	b.n	8001f18 <HAL_COMP_MspInit+0xcc>
  else if(hcomp->Instance==COMP2)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a21      	ldr	r2, [pc, #132]	@ (8001f2c <HAL_COMP_MspInit+0xe0>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d119      	bne.n	8001ede <HAL_COMP_MspInit+0x92>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	4a1d      	ldr	r2, [pc, #116]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ece:	f107 0314 	add.w	r3, r7, #20
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ed8:	f004 fbf2 	bl	80066c0 <HAL_GPIO_Init>
}
 8001edc:	e01c      	b.n	8001f18 <HAL_COMP_MspInit+0xcc>
  else if(hcomp->Instance==COMP4)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a13      	ldr	r2, [pc, #76]	@ (8001f30 <HAL_COMP_MspInit+0xe4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d117      	bne.n	8001f18 <HAL_COMP_MspInit+0xcc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eec:	4a0d      	ldr	r2, [pc, #52]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001eee:	f043 0302 	orr.w	r3, r3, #2
 8001ef2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <HAL_COMP_MspInit+0xd8>)
 8001ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f00:	2301      	movs	r3, #1
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f04:	2303      	movs	r3, #3
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	4619      	mov	r1, r3
 8001f12:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <HAL_COMP_MspInit+0xdc>)
 8001f14:	f004 fbd4 	bl	80066c0 <HAL_GPIO_Init>
}
 8001f18:	bf00      	nop
 8001f1a:	3728      	adds	r7, #40	@ 0x28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40010200 	.word	0x40010200
 8001f24:	40021000 	.word	0x40021000
 8001f28:	48000400 	.word	0x48000400
 8001f2c:	40010204 	.word	0x40010204
 8001f30:	4001020c 	.word	0x4001020c

08001f34 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0a      	ldr	r2, [pc, #40]	@ (8001f6c <HAL_CRC_MspInit+0x38>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d10b      	bne.n	8001f5e <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001f46:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <HAL_CRC_MspInit+0x3c>)
 8001f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f4a:	4a09      	ldr	r2, [pc, #36]	@ (8001f70 <HAL_CRC_MspInit+0x3c>)
 8001f4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f50:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f52:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <HAL_CRC_MspInit+0x3c>)
 8001f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40023000 	.word	0x40023000
 8001f70:	40021000 	.word	0x40021000

08001f74 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a13      	ldr	r2, [pc, #76]	@ (8001fd0 <HAL_DAC_MspInit+0x5c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d10c      	bne.n	8001fa0 <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001f86:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8a:	4a12      	ldr	r2, [pc, #72]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f92:	4b10      	ldr	r3, [pc, #64]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001f9e:	e010      	b.n	8001fc2 <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd8 <HAL_DAC_MspInit+0x64>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d10b      	bne.n	8001fc2 <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001faa:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fae:	4a09      	ldr	r2, [pc, #36]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001fb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb6:	4b07      	ldr	r3, [pc, #28]	@ (8001fd4 <HAL_DAC_MspInit+0x60>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
}
 8001fc2:	bf00      	nop
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	50000800 	.word	0x50000800
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	50001000 	.word	0x50001000

08001fdc <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b09a      	sub	sp, #104	@ 0x68
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff4:	f107 0310 	add.w	r3, r7, #16
 8001ff8:	2244      	movs	r2, #68	@ 0x44
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f00d fec5 	bl	800fd8c <memset>
  if(hfdcan->Instance==FDCAN1)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a24      	ldr	r2, [pc, #144]	@ (8002098 <HAL_FDCAN_MspInit+0xbc>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d140      	bne.n	800208e <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800200c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002010:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002012:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002016:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002018:	f107 0310 	add.w	r3, r7, #16
 800201c:	4618      	mov	r0, r3
 800201e:	f007 fe69 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002028:	f7ff fd8c 	bl	8001b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800202c:	4b1b      	ldr	r3, [pc, #108]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 800202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002030:	4a1a      	ldr	r2, [pc, #104]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 8002032:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002036:	6593      	str	r3, [r2, #88]	@ 0x58
 8002038:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 800203a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800203c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002044:	4b15      	ldr	r3, [pc, #84]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 8002046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002048:	4a14      	ldr	r2, [pc, #80]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 800204a:	f043 0302 	orr.w	r3, r3, #2
 800204e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <HAL_FDCAN_MspInit+0xc0>)
 8002052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800205c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002060:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800206e:	2309      	movs	r3, #9
 8002070:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002076:	4619      	mov	r1, r3
 8002078:	4809      	ldr	r0, [pc, #36]	@ (80020a0 <HAL_FDCAN_MspInit+0xc4>)
 800207a:	f004 fb21 	bl	80066c0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	2015      	movs	r0, #21
 8002084:	f002 fcf9 	bl	8004a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002088:	2015      	movs	r0, #21
 800208a:	f002 fd10 	bl	8004aae <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800208e:	bf00      	nop
 8002090:	3768      	adds	r7, #104	@ 0x68
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40006400 	.word	0x40006400
 800209c:	40021000 	.word	0x40021000
 80020a0:	48000400 	.word	0x48000400

080020a4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b09a      	sub	sp, #104	@ 0x68
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	2244      	movs	r2, #68	@ 0x44
 80020c2:	2100      	movs	r1, #0
 80020c4:	4618      	mov	r0, r3
 80020c6:	f00d fe61 	bl	800fd8c <memset>
  if(hi2c->Instance==I2C2)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a1f      	ldr	r2, [pc, #124]	@ (800214c <HAL_I2C_MspInit+0xa8>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d137      	bne.n	8002144 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020dc:	f107 0310 	add.w	r3, r7, #16
 80020e0:	4618      	mov	r0, r3
 80020e2:	f007 fe07 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80020ec:	f7ff fd2a 	bl	8001b44 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f0:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 80020f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f4:	4a16      	ldr	r2, [pc, #88]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020fc:	4b14      	ldr	r3, [pc, #80]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 80020fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002108:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800210c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800210e:	2312      	movs	r3, #18
 8002110:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002116:	2300      	movs	r3, #0
 8002118:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800211a:	2304      	movs	r3, #4
 800211c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002122:	4619      	mov	r1, r3
 8002124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002128:	f004 faca 	bl	80066c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800212c:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 800212e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002130:	4a07      	ldr	r2, [pc, #28]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 8002132:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002136:	6593      	str	r3, [r2, #88]	@ 0x58
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <HAL_I2C_MspInit+0xac>)
 800213a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002144:	bf00      	nop
 8002146:	3768      	adds	r7, #104	@ 0x68
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40005800 	.word	0x40005800
 8002150:	40021000 	.word	0x40021000

08002154 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b09a      	sub	sp, #104	@ 0x68
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800216c:	f107 0310 	add.w	r3, r7, #16
 8002170:	2244      	movs	r2, #68	@ 0x44
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f00d fe09 	bl	800fd8c <memset>
  if(huart->Instance==USART1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1e      	ldr	r2, [pc, #120]	@ (80021f8 <HAL_UART_MspInit+0xa4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d135      	bne.n	80021f0 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002184:	2301      	movs	r3, #1
 8002186:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 0310 	add.w	r3, r7, #16
 8002190:	4618      	mov	r0, r3
 8002192:	f007 fdaf 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800219c:	f7ff fcd2 	bl	8001b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021a0:	4b16      	ldr	r3, [pc, #88]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a4:	4a15      	ldr	r2, [pc, #84]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b8:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021bc:	4a0f      	ldr	r2, [pc, #60]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021be:	f043 0302 	orr.w	r3, r3, #2
 80021c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c4:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <HAL_UART_MspInit+0xa8>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021d0:	23c0      	movs	r3, #192	@ 0xc0
 80021d2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021e0:	2307      	movs	r3, #7
 80021e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021e8:	4619      	mov	r1, r3
 80021ea:	4805      	ldr	r0, [pc, #20]	@ (8002200 <HAL_UART_MspInit+0xac>)
 80021ec:	f004 fa68 	bl	80066c0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80021f0:	bf00      	nop
 80021f2:	3768      	adds	r7, #104	@ 0x68
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40013800 	.word	0x40013800
 80021fc:	40021000 	.word	0x40021000
 8002200:	48000400 	.word	0x48000400

08002204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <NMI_Handler+0x4>

0800220c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <HardFault_Handler+0x4>

08002214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <MemManage_Handler+0x4>

0800221c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <BusFault_Handler+0x4>

08002224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <UsageFault_Handler+0x4>

0800222c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800225a:	f000 fd7f 	bl	8002d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002268:	4802      	ldr	r0, [pc, #8]	@ (8002274 <DMA1_Channel1_IRQHandler+0x10>)
 800226a:	f003 fa5d 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200003d4 	.word	0x200003d4

08002278 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <DMA1_Channel2_IRQHandler+0x10>)
 800227e:	f003 fa53 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000434 	.word	0x20000434

0800228c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <USB_LP_IRQHandler+0x10>)
 8002292:	f005 fb3b 	bl	800790c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20001544 	.word	0x20001544

080022a0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <FDCAN1_IT0_IRQHandler+0x10>)
 80022a6:	f004 f822 	bl	80062ee <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	2000054c 	.word	0x2000054c

080022b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80022b8:	4802      	ldr	r0, [pc, #8]	@ (80022c4 <SPI1_IRQHandler+0x10>)
 80022ba:	f008 f937 	bl	800a52c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000294 	.word	0x20000294

080022c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
 80022d8:	e00a      	b.n	80022f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022da:	f3af 8000 	nop.w
 80022de:	4601      	mov	r1, r0
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	1c5a      	adds	r2, r3, #1
 80022e4:	60ba      	str	r2, [r7, #8]
 80022e6:	b2ca      	uxtb	r2, r1
 80022e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	3301      	adds	r3, #1
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	697a      	ldr	r2, [r7, #20]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	dbf0      	blt.n	80022da <_read+0x12>
  }

  return len;
 80022f8:	687b      	ldr	r3, [r7, #4]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b086      	sub	sp, #24
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	e009      	b.n	8002328 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	60ba      	str	r2, [r7, #8]
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fbff 	bl	8001b20 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	3301      	adds	r3, #1
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	429a      	cmp	r2, r3
 800232e:	dbf1      	blt.n	8002314 <_write+0x12>
  }
  return len;
 8002330:	687b      	ldr	r3, [r7, #4]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <_close>:

int _close(int file)
{
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002342:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002362:	605a      	str	r2, [r3, #4]
  return 0;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <_isatty>:

int _isatty(int file)
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
	...

080023a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023ac:	4a14      	ldr	r2, [pc, #80]	@ (8002400 <_sbrk+0x5c>)
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <_sbrk+0x60>)
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b8:	4b13      	ldr	r3, [pc, #76]	@ (8002408 <_sbrk+0x64>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d102      	bne.n	80023c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023c0:	4b11      	ldr	r3, [pc, #68]	@ (8002408 <_sbrk+0x64>)
 80023c2:	4a12      	ldr	r2, [pc, #72]	@ (800240c <_sbrk+0x68>)
 80023c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023c6:	4b10      	ldr	r3, [pc, #64]	@ (8002408 <_sbrk+0x64>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d207      	bcs.n	80023e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023d4:	f00d fd28 	bl	800fe28 <__errno>
 80023d8:	4603      	mov	r3, r0
 80023da:	220c      	movs	r2, #12
 80023dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023de:	f04f 33ff 	mov.w	r3, #4294967295
 80023e2:	e009      	b.n	80023f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023e4:	4b08      	ldr	r3, [pc, #32]	@ (8002408 <_sbrk+0x64>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ea:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <_sbrk+0x64>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4413      	add	r3, r2
 80023f2:	4a05      	ldr	r2, [pc, #20]	@ (8002408 <_sbrk+0x64>)
 80023f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023f6:	68fb      	ldr	r3, [r7, #12]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20008000 	.word	0x20008000
 8002404:	00000400 	.word	0x00000400
 8002408:	200006ac 	.word	0x200006ac
 800240c:	20001b90 	.word	0x20001b90

08002410 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002414:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <SystemInit+0x20>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241a:	4a05      	ldr	r2, [pc, #20]	@ (8002430 <SystemInit+0x20>)
 800241c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002420:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002434:	480d      	ldr	r0, [pc, #52]	@ (800246c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002436:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002438:	f7ff ffea 	bl	8002410 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800243c:	480c      	ldr	r0, [pc, #48]	@ (8002470 <LoopForever+0x6>)
  ldr r1, =_edata
 800243e:	490d      	ldr	r1, [pc, #52]	@ (8002474 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002440:	4a0d      	ldr	r2, [pc, #52]	@ (8002478 <LoopForever+0xe>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002444:	e002      	b.n	800244c <LoopCopyDataInit>

08002446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244a:	3304      	adds	r3, #4

0800244c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800244c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800244e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002450:	d3f9      	bcc.n	8002446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002454:	4c0a      	ldr	r4, [pc, #40]	@ (8002480 <LoopForever+0x16>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002458:	e001      	b.n	800245e <LoopFillZerobss>

0800245a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800245c:	3204      	adds	r2, #4

0800245e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800245e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002460:	d3fb      	bcc.n	800245a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002462:	f00d fce7 	bl	800fe34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002466:	f7fe fe71 	bl	800114c <main>

0800246a <LoopForever>:

LoopForever:
    b LoopForever
 800246a:	e7fe      	b.n	800246a <LoopForever>
  ldr   r0, =_estack
 800246c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002474:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002478:	08010ac8 	.word	0x08010ac8
  ldr r2, =_sbss
 800247c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002480:	20001b8c 	.word	0x20001b8c

08002484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002484:	e7fe      	b.n	8002484 <ADC1_2_IRQHandler>
	...

08002488 <systemTask>:

uint8_t can_buf[8] = {0};

bool config_saved = 0;

void systemTask(){
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
	if(usb_ready) usbCallback();
 800248c:	4b0a      	ldr	r3, [pc, #40]	@ (80024b8 <systemTask+0x30>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <systemTask+0x10>
 8002494:	f000 f978 	bl	8002788 <usbCallback>
	//FDCAN_SendMessage(1, can_buf, 8);
	HAL_IWDG_Refresh(&hiwdg);
 8002498:	4808      	ldr	r0, [pc, #32]	@ (80024bc <systemTask+0x34>)
 800249a:	f005 f937 	bl	800770c <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 800249e:	2207      	movs	r2, #7
 80024a0:	4907      	ldr	r1, [pc, #28]	@ (80024c0 <systemTask+0x38>)
 80024a2:	4808      	ldr	r0, [pc, #32]	@ (80024c4 <systemTask+0x3c>)
 80024a4:	f001 f8ae 	bl	8003604 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 80024a8:	2205      	movs	r2, #5
 80024aa:	4907      	ldr	r1, [pc, #28]	@ (80024c8 <systemTask+0x40>)
 80024ac:	4807      	ldr	r0, [pc, #28]	@ (80024cc <systemTask+0x44>)
 80024ae:	f001 f8a9 	bl	8003604 <HAL_ADC_Start_DMA>
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	200006f0 	.word	0x200006f0
 80024bc:	20000604 	.word	0x20000604
 80024c0:	20000820 	.word	0x20000820
 80024c4:	200002fc 	.word	0x200002fc
 80024c8:	2000083c 	.word	0x2000083c
 80024cc:	20000368 	.word	0x20000368

080024d0 <systemInit>:

void systemInit(){
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08c      	sub	sp, #48	@ 0x30
 80024d4:	af0a      	add	r7, sp, #40	@ 0x28

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 80024d6:	2320      	movs	r3, #32
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	2302      	movs	r3, #2
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e2:	22a0      	movs	r2, #160	@ 0xa0
 80024e4:	4980      	ldr	r1, [pc, #512]	@ (80026e8 <systemInit+0x218>)
 80024e6:	4881      	ldr	r0, [pc, #516]	@ (80026ec <systemInit+0x21c>)
 80024e8:	f7fe f9dd 	bl	80008a6 <eepromInit>
 80024ec:	4603      	mov	r3, r0
 80024ee:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d02e      	beq.n	8002554 <systemInit+0x84>
		if(ee == EE_ERROR){
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d10b      	bne.n	8002514 <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 80024fc:	487c      	ldr	r0, [pc, #496]	@ (80026f0 <systemInit+0x220>)
 80024fe:	f00d fb65 	bl	800fbcc <puts>
			HAL_IWDG_Refresh(&hiwdg);
 8002502:	487c      	ldr	r0, [pc, #496]	@ (80026f4 <systemInit+0x224>)
 8002504:	f005 f902 	bl	800770c <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8002508:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800250c:	f000 fc44 	bl	8002d98 <HAL_Delay>
			Error_Handler();
 8002510:	f7ff fb18 	bl	8001b44 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d11f      	bne.n	800255a <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 800251a:	4877      	ldr	r0, [pc, #476]	@ (80026f8 <systemInit+0x228>)
 800251c:	f00d fb56 	bl	800fbcc <puts>
			HAL_Delay(100);
 8002520:	2064      	movs	r0, #100	@ 0x64
 8002522:	f000 fc39 	bl	8002d98 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 8002526:	4871      	ldr	r0, [pc, #452]	@ (80026ec <systemInit+0x21c>)
 8002528:	f7fe fa7b 	bl	8000a22 <eepromFormat>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00c      	beq.n	800254c <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 8002532:	4872      	ldr	r0, [pc, #456]	@ (80026fc <systemInit+0x22c>)
 8002534:	f00d fb4a 	bl	800fbcc <puts>
				HAL_IWDG_Refresh(&hiwdg);
 8002538:	486e      	ldr	r0, [pc, #440]	@ (80026f4 <systemInit+0x224>)
 800253a:	f005 f8e7 	bl	800770c <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 800253e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002542:	f000 fc29 	bl	8002d98 <HAL_Delay>
				Error_Handler();
 8002546:	f7ff fafd 	bl	8001b44 <Error_Handler>
 800254a:	e006      	b.n	800255a <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 800254c:	486c      	ldr	r0, [pc, #432]	@ (8002700 <systemInit+0x230>)
 800254e:	f00d fb3d 	bl	800fbcc <puts>
 8002552:	e002      	b.n	800255a <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 8002554:	486b      	ldr	r0, [pc, #428]	@ (8002704 <systemInit+0x234>)
 8002556:	f00d fb39 	bl	800fbcc <puts>

	uint32_t res = BSP_SPI1_Init();
 800255a:	f7fe fd29 	bl	8000fb0 <BSP_SPI1_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 8002562:	6839      	ldr	r1, [r7, #0]
 8002564:	4868      	ldr	r0, [pc, #416]	@ (8002708 <systemInit+0x238>)
 8002566:	f00d fac9 	bl	800fafc <iprintf>

	FDCAN_Init();
 800256a:	f7fe fb59 	bl	8000c20 <FDCAN_Init>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800256e:	217f      	movs	r1, #127	@ 0x7f
 8002570:	4866      	ldr	r0, [pc, #408]	@ (800270c <systemInit+0x23c>)
 8002572:	f001 fed5 	bl	8004320 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002576:	217f      	movs	r1, #127	@ 0x7f
 8002578:	4865      	ldr	r0, [pc, #404]	@ (8002710 <systemInit+0x240>)
 800257a:	f001 fed1 	bl	8004320 <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 800257e:	485d      	ldr	r0, [pc, #372]	@ (80026f4 <systemInit+0x224>)
 8002580:	f005 f8c4 	bl	800770c <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 8002584:	2340      	movs	r3, #64	@ 0x40
 8002586:	4a63      	ldr	r2, [pc, #396]	@ (8002714 <systemInit+0x244>)
 8002588:	4963      	ldr	r1, [pc, #396]	@ (8002718 <systemInit+0x248>)
 800258a:	4864      	ldr	r0, [pc, #400]	@ (800271c <systemInit+0x24c>)
 800258c:	f7fe f82e 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8002590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002594:	4a62      	ldr	r2, [pc, #392]	@ (8002720 <systemInit+0x250>)
 8002596:	4960      	ldr	r1, [pc, #384]	@ (8002718 <systemInit+0x248>)
 8002598:	4862      	ldr	r0, [pc, #392]	@ (8002724 <systemInit+0x254>)
 800259a:	f7fe f827 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 800259e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025a2:	4a5c      	ldr	r2, [pc, #368]	@ (8002714 <systemInit+0x244>)
 80025a4:	495c      	ldr	r1, [pc, #368]	@ (8002718 <systemInit+0x248>)
 80025a6:	4860      	ldr	r0, [pc, #384]	@ (8002728 <systemInit+0x258>)
 80025a8:	f7fe f820 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 80025ac:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80025b0:	2380      	movs	r3, #128	@ 0x80
 80025b2:	4a58      	ldr	r2, [pc, #352]	@ (8002714 <systemInit+0x244>)
 80025b4:	4958      	ldr	r1, [pc, #352]	@ (8002718 <systemInit+0x248>)
 80025b6:	485d      	ldr	r0, [pc, #372]	@ (800272c <systemInit+0x25c>)
 80025b8:	f7fe f885 	bl	80006c6 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 80025bc:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80025c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025c4:	4a56      	ldr	r2, [pc, #344]	@ (8002720 <systemInit+0x250>)
 80025c6:	4954      	ldr	r1, [pc, #336]	@ (8002718 <systemInit+0x248>)
 80025c8:	4859      	ldr	r0, [pc, #356]	@ (8002730 <systemInit+0x260>)
 80025ca:	f7fe f87c 	bl	80006c6 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 80025ce:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80025d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025d6:	4a4f      	ldr	r2, [pc, #316]	@ (8002714 <systemInit+0x244>)
 80025d8:	494f      	ldr	r1, [pc, #316]	@ (8002718 <systemInit+0x248>)
 80025da:	4856      	ldr	r0, [pc, #344]	@ (8002734 <systemInit+0x264>)
 80025dc:	f7fe f873 	bl	80006c6 <DAC8551_Init>
	RGB_Init(&drvR, 800, &hadR, &hdacR, &hdac3, DAC_CHANNEL_2, &hcomp4,  &adc2_buf[2], &adc2_buf[3], &mod_tempR, &rad_tempR, 50, &eeprom, RGB_FIRST_EE_PAGE_NUM);
 80025e0:	2301      	movs	r3, #1
 80025e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80025e4:	4b41      	ldr	r3, [pc, #260]	@ (80026ec <systemInit+0x21c>)
 80025e6:	9308      	str	r3, [sp, #32]
 80025e8:	2332      	movs	r3, #50	@ 0x32
 80025ea:	9307      	str	r3, [sp, #28]
 80025ec:	4b52      	ldr	r3, [pc, #328]	@ (8002738 <systemInit+0x268>)
 80025ee:	9306      	str	r3, [sp, #24]
 80025f0:	4b52      	ldr	r3, [pc, #328]	@ (800273c <systemInit+0x26c>)
 80025f2:	9305      	str	r3, [sp, #20]
 80025f4:	4b52      	ldr	r3, [pc, #328]	@ (8002740 <systemInit+0x270>)
 80025f6:	9304      	str	r3, [sp, #16]
 80025f8:	4b52      	ldr	r3, [pc, #328]	@ (8002744 <systemInit+0x274>)
 80025fa:	9303      	str	r3, [sp, #12]
 80025fc:	4b52      	ldr	r3, [pc, #328]	@ (8002748 <systemInit+0x278>)
 80025fe:	9302      	str	r3, [sp, #8]
 8002600:	2310      	movs	r3, #16
 8002602:	9301      	str	r3, [sp, #4]
 8002604:	4b51      	ldr	r3, [pc, #324]	@ (800274c <systemInit+0x27c>)
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	4b48      	ldr	r3, [pc, #288]	@ (800272c <systemInit+0x25c>)
 800260a:	4a44      	ldr	r2, [pc, #272]	@ (800271c <systemInit+0x24c>)
 800260c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8002610:	484f      	ldr	r0, [pc, #316]	@ (8002750 <systemInit+0x280>)
 8002612:	f7fe fb83 	bl	8000d1c <RGB_Init>
	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_1, &hcomp1, &adc2_buf[1], &adc2_buf[0], &mod_tempG, &rad_tempG, 25, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
 8002616:	2302      	movs	r3, #2
 8002618:	9309      	str	r3, [sp, #36]	@ 0x24
 800261a:	4b34      	ldr	r3, [pc, #208]	@ (80026ec <systemInit+0x21c>)
 800261c:	9308      	str	r3, [sp, #32]
 800261e:	2319      	movs	r3, #25
 8002620:	9307      	str	r3, [sp, #28]
 8002622:	4b4c      	ldr	r3, [pc, #304]	@ (8002754 <systemInit+0x284>)
 8002624:	9306      	str	r3, [sp, #24]
 8002626:	4b4c      	ldr	r3, [pc, #304]	@ (8002758 <systemInit+0x288>)
 8002628:	9305      	str	r3, [sp, #20]
 800262a:	4b4c      	ldr	r3, [pc, #304]	@ (800275c <systemInit+0x28c>)
 800262c:	9304      	str	r3, [sp, #16]
 800262e:	4b4c      	ldr	r3, [pc, #304]	@ (8002760 <systemInit+0x290>)
 8002630:	9303      	str	r3, [sp, #12]
 8002632:	4b4c      	ldr	r3, [pc, #304]	@ (8002764 <systemInit+0x294>)
 8002634:	9302      	str	r3, [sp, #8]
 8002636:	2300      	movs	r3, #0
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	4b4b      	ldr	r3, [pc, #300]	@ (8002768 <systemInit+0x298>)
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	4b3c      	ldr	r3, [pc, #240]	@ (8002730 <systemInit+0x260>)
 8002640:	4a38      	ldr	r2, [pc, #224]	@ (8002724 <systemInit+0x254>)
 8002642:	f640 0198 	movw	r1, #2200	@ 0x898
 8002646:	4849      	ldr	r0, [pc, #292]	@ (800276c <systemInit+0x29c>)
 8002648:	f7fe fb68 	bl	8000d1c <RGB_Init>
	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac1, DAC_CHANNEL_2, &hcomp2, &adc2_buf[4], &adc1_buf[0], &mod_tempB, &rad_tempB, 20, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
 800264c:	2303      	movs	r3, #3
 800264e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002650:	4b26      	ldr	r3, [pc, #152]	@ (80026ec <systemInit+0x21c>)
 8002652:	9308      	str	r3, [sp, #32]
 8002654:	2314      	movs	r3, #20
 8002656:	9307      	str	r3, [sp, #28]
 8002658:	4b45      	ldr	r3, [pc, #276]	@ (8002770 <systemInit+0x2a0>)
 800265a:	9306      	str	r3, [sp, #24]
 800265c:	4b45      	ldr	r3, [pc, #276]	@ (8002774 <systemInit+0x2a4>)
 800265e:	9305      	str	r3, [sp, #20]
 8002660:	4b45      	ldr	r3, [pc, #276]	@ (8002778 <systemInit+0x2a8>)
 8002662:	9304      	str	r3, [sp, #16]
 8002664:	4b45      	ldr	r3, [pc, #276]	@ (800277c <systemInit+0x2ac>)
 8002666:	9303      	str	r3, [sp, #12]
 8002668:	4b45      	ldr	r3, [pc, #276]	@ (8002780 <systemInit+0x2b0>)
 800266a:	9302      	str	r3, [sp, #8]
 800266c:	2310      	movs	r3, #16
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <systemInit+0x298>)
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	4b2f      	ldr	r3, [pc, #188]	@ (8002734 <systemInit+0x264>)
 8002676:	4a2c      	ldr	r2, [pc, #176]	@ (8002728 <systemInit+0x258>)
 8002678:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800267c:	4841      	ldr	r0, [pc, #260]	@ (8002784 <systemInit+0x2b4>)
 800267e:	f7fe fb4d 	bl	8000d1c <RGB_Init>
	HAL_IWDG_Refresh(&hiwdg);
 8002682:	481c      	ldr	r0, [pc, #112]	@ (80026f4 <systemInit+0x224>)
 8002684:	f005 f842 	bl	800770c <HAL_IWDG_Refresh>

	HAL_GPIO_WritePin(R_PEN_GPIO_Port, R_PEN_Pin, GPIO_PIN_SET);
 8002688:	2201      	movs	r2, #1
 800268a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800268e:	4821      	ldr	r0, [pc, #132]	@ (8002714 <systemInit+0x244>)
 8002690:	f004 f998 	bl	80069c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G_PEN_GPIO_Port, G_PEN_Pin, GPIO_PIN_SET);
 8002694:	2201      	movs	r2, #1
 8002696:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800269a:	4821      	ldr	r0, [pc, #132]	@ (8002720 <systemInit+0x250>)
 800269c:	f004 f992 	bl	80069c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);
 80026a0:	2201      	movs	r2, #1
 80026a2:	2120      	movs	r1, #32
 80026a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026a8:	f004 f98c 	bl	80069c4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(OPA_R_EN_GPIO_Port, OPA_R_EN_Pin, GPIO_PIN_SET);
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026b2:	481b      	ldr	r0, [pc, #108]	@ (8002720 <systemInit+0x250>)
 80026b4:	f004 f986 	bl	80069c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OPA_G_EN_GPIO_Port, OPA_G_EN_Pin, GPIO_PIN_SET);
 80026b8:	2201      	movs	r2, #1
 80026ba:	2140      	movs	r1, #64	@ 0x40
 80026bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026c0:	f004 f980 	bl	80069c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OPA_B_EN_GPIO_Port, OPA_B_EN_Pin, GPIO_PIN_SET);
 80026c4:	2201      	movs	r2, #1
 80026c6:	2104      	movs	r1, #4
 80026c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026cc:	f004 f97a 	bl	80069c4 <HAL_GPIO_WritePin>

	HAL_Delay(500);
 80026d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026d4:	f000 fb60 	bl	8002d98 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 80026d8:	4806      	ldr	r0, [pc, #24]	@ (80026f4 <systemInit+0x224>)
 80026da:	f005 f817 	bl	800770c <HAL_IWDG_Refresh>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200005b0 	.word	0x200005b0
 80026ec:	200006f4 	.word	0x200006f4
 80026f0:	08010900 	.word	0x08010900
 80026f4:	20000604 	.word	0x20000604
 80026f8:	08010930 	.word	0x08010930
 80026fc:	08010944 	.word	0x08010944
 8002700:	08010980 	.word	0x08010980
 8002704:	08010994 	.word	0x08010994
 8002708:	080109b8 	.word	0x080109b8
 800270c:	200002fc 	.word	0x200002fc
 8002710:	20000368 	.word	0x20000368
 8002714:	48000800 	.word	0x48000800
 8002718:	20000294 	.word	0x20000294
 800271c:	20000700 	.word	0x20000700
 8002720:	48000400 	.word	0x48000400
 8002724:	2000070c 	.word	0x2000070c
 8002728:	20000718 	.word	0x20000718
 800272c:	20000724 	.word	0x20000724
 8002730:	20000738 	.word	0x20000738
 8002734:	2000074c 	.word	0x2000074c
 8002738:	2000085c 	.word	0x2000085c
 800273c:	20000850 	.word	0x20000850
 8002740:	20000848 	.word	0x20000848
 8002744:	20000844 	.word	0x20000844
 8002748:	200004dc 	.word	0x200004dc
 800274c:	20000538 	.word	0x20000538
 8002750:	20000760 	.word	0x20000760
 8002754:	20000860 	.word	0x20000860
 8002758:	20000854 	.word	0x20000854
 800275c:	2000083c 	.word	0x2000083c
 8002760:	20000840 	.word	0x20000840
 8002764:	20000494 	.word	0x20000494
 8002768:	20000524 	.word	0x20000524
 800276c:	200007a0 	.word	0x200007a0
 8002770:	20000864 	.word	0x20000864
 8002774:	20000858 	.word	0x20000858
 8002778:	20000820 	.word	0x20000820
 800277c:	2000084c 	.word	0x2000084c
 8002780:	200004b8 	.word	0x200004b8
 8002784:	200007e0 	.word	0x200007e0

08002788 <usbCallback>:
//void printUartStatus() {
//    printf("UART State: %lu\n", HAL_UART_GetState(&huart2));
//    printf("UART Errors: 0x%lX\n", huart2.ErrorCode);
//}

void usbCallback(){
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0

	uint8_t len = usb_ready;
 800278e:	4b1c      	ldr	r3, [pc, #112]	@ (8002800 <usbCallback+0x78>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	71fb      	strb	r3, [r7, #7]
	usb_ready=0;
 8002794:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <usbCallback+0x78>)
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]
	if(len!=32) return;
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2b20      	cmp	r3, #32
 800279e:	d12a      	bne.n	80027f6 <usbCallback+0x6e>


	if(rx_buffer[0] == 'D' && rx_buffer[1] == 'a'){	//incoming data
 80027a0:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <usbCallback+0x7c>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b44      	cmp	r3, #68	@ 0x44
 80027a6:	d112      	bne.n	80027ce <usbCallback+0x46>
 80027a8:	4b16      	ldr	r3, [pc, #88]	@ (8002804 <usbCallback+0x7c>)
 80027aa:	785b      	ldrb	r3, [r3, #1]
 80027ac:	2b61      	cmp	r3, #97	@ 0x61
 80027ae:	d10e      	bne.n	80027ce <usbCallback+0x46>
		HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 80027b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027b8:	f004 f91c 	bl	80069f4 <HAL_GPIO_TogglePin>
		setData(rx_buffer);
 80027bc:	4811      	ldr	r0, [pc, #68]	@ (8002804 <usbCallback+0x7c>)
 80027be:	f000 f983 	bl	8002ac8 <setData>
		BuildControlData();
 80027c2:	f000 f917 	bl	80029f4 <BuildControlData>
		CDC_Transmit_FS(tx_buffer, 32);
 80027c6:	2120      	movs	r1, #32
 80027c8:	480f      	ldr	r0, [pc, #60]	@ (8002808 <usbCallback+0x80>)
 80027ca:	f00c fbc9 	bl	800ef60 <CDC_Transmit_FS>
	}
//
	if(rx_buffer[0] == 'R' && rx_buffer[1] == 'C'){	//request config
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <usbCallback+0x7c>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b52      	cmp	r3, #82	@ 0x52
 80027d4:	d110      	bne.n	80027f8 <usbCallback+0x70>
 80027d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <usbCallback+0x7c>)
 80027d8:	785b      	ldrb	r3, [r3, #1]
 80027da:	2b43      	cmp	r3, #67	@ 0x43
 80027dc:	d10c      	bne.n	80027f8 <usbCallback+0x70>
		HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 80027de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027e2:	480a      	ldr	r0, [pc, #40]	@ (800280c <usbCallback+0x84>)
 80027e4:	f004 f906 	bl	80069f4 <HAL_GPIO_TogglePin>
		BuildConfigData();
 80027e8:	f000 f85c 	bl	80028a4 <BuildConfigData>
		CDC_Transmit_FS(tx_buffer, 32);
 80027ec:	2120      	movs	r1, #32
 80027ee:	4806      	ldr	r0, [pc, #24]	@ (8002808 <usbCallback+0x80>)
 80027f0:	f00c fbb6 	bl	800ef60 <CDC_Transmit_FS>
		return;
 80027f4:	e000      	b.n	80027f8 <usbCallback+0x70>
	if(len!=32) return;
 80027f6:	bf00      	nop
	}
}
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200006f0 	.word	0x200006f0
 8002804:	200006d0 	.word	0x200006d0
 8002808:	200006b0 	.word	0x200006b0
 800280c:	48000800 	.word	0x48000800

08002810 <crcCalculation>:
//	if(color_effect_count < 21) color_effect_count += 3;
//
//	else color_effect_count = 0;
//}

uint16_t crcCalculation(uint8_t* data){
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	uint16_t crc = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 32; i++)
 800281c:	2300      	movs	r3, #0
 800281e:	737b      	strb	r3, [r7, #13]
 8002820:	e00a      	b.n	8002838 <crcCalculation+0x28>
		crc += data[i];
 8002822:	7b7b      	ldrb	r3, [r7, #13]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	4413      	add	r3, r2
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	89fb      	ldrh	r3, [r7, #14]
 800282e:	4413      	add	r3, r2
 8002830:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 32; i++)
 8002832:	7b7b      	ldrb	r3, [r7, #13]
 8002834:	3301      	adds	r3, #1
 8002836:	737b      	strb	r3, [r7, #13]
 8002838:	7b7b      	ldrb	r3, [r7, #13]
 800283a:	2b1f      	cmp	r3, #31
 800283c:	d9f1      	bls.n	8002822 <crcCalculation+0x12>
	return crc;
 800283e:	89fb      	ldrh	r3, [r7, #14]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <checkCRC>:

bool checkCRC(uint8_t* data)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < 30; i++)
 8002858:	2300      	movs	r3, #0
 800285a:	737b      	strb	r3, [r7, #13]
 800285c:	e00a      	b.n	8002874 <checkCRC+0x28>
    {
        crc += data[i];
 800285e:	7b7b      	ldrb	r3, [r7, #13]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	4413      	add	r3, r2
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	89fb      	ldrh	r3, [r7, #14]
 800286a:	4413      	add	r3, r2
 800286c:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < 30; i++)
 800286e:	7b7b      	ldrb	r3, [r7, #13]
 8002870:	3301      	adds	r3, #1
 8002872:	737b      	strb	r3, [r7, #13]
 8002874:	7b7b      	ldrb	r3, [r7, #13]
 8002876:	2b1d      	cmp	r3, #29
 8002878:	d9f1      	bls.n	800285e <checkCRC+0x12>
    }
    if (crc != (data[31]<<8 | data[30])) return false;
 800287a:	89fa      	ldrh	r2, [r7, #14]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	331f      	adds	r3, #31
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	021b      	lsls	r3, r3, #8
 8002884:	6879      	ldr	r1, [r7, #4]
 8002886:	311e      	adds	r1, #30
 8002888:	7809      	ldrb	r1, [r1, #0]
 800288a:	430b      	orrs	r3, r1
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <checkCRC+0x48>
 8002890:	2300      	movs	r3, #0
 8002892:	e000      	b.n	8002896 <checkCRC+0x4a>
    return true; // Placeholder: implement CRC check if needed
 8002894:	2301      	movs	r3, #1
}
 8002896:	4618      	mov	r0, r3
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <BuildConfigData>:

void BuildConfigData(){
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
	memset(tx_buffer, 0, 32);
 80028aa:	2220      	movs	r2, #32
 80028ac:	2100      	movs	r1, #0
 80028ae:	484d      	ldr	r0, [pc, #308]	@ (80029e4 <BuildConfigData+0x140>)
 80028b0:	f00d fa6c 	bl	800fd8c <memset>
	uint16_t val = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	80fb      	strh	r3, [r7, #6]
	uint32_t crc = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	603b      	str	r3, [r7, #0]

	tx_buffer[0] = 'C';
 80028bc:	4b49      	ldr	r3, [pc, #292]	@ (80029e4 <BuildConfigData+0x140>)
 80028be:	2243      	movs	r2, #67	@ 0x43
 80028c0:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = 'o';
 80028c2:	4b48      	ldr	r3, [pc, #288]	@ (80029e4 <BuildConfigData+0x140>)
 80028c4:	226f      	movs	r2, #111	@ 0x6f
 80028c6:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = getRGBthreshold(&drvR);
 80028c8:	4847      	ldr	r0, [pc, #284]	@ (80029e8 <BuildConfigData+0x144>)
 80028ca:	f7fe faff 	bl	8000ecc <getRGBthreshold>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b44      	ldr	r3, [pc, #272]	@ (80029e4 <BuildConfigData+0x140>)
 80028d4:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = getRGBthreshold(&drvG);
 80028d6:	4845      	ldr	r0, [pc, #276]	@ (80029ec <BuildConfigData+0x148>)
 80028d8:	f7fe faf8 	bl	8000ecc <getRGBthreshold>
 80028dc:	4603      	mov	r3, r0
 80028de:	461a      	mov	r2, r3
 80028e0:	4b40      	ldr	r3, [pc, #256]	@ (80029e4 <BuildConfigData+0x140>)
 80028e2:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = getRGBthreshold(&drvB);
 80028e4:	4842      	ldr	r0, [pc, #264]	@ (80029f0 <BuildConfigData+0x14c>)
 80028e6:	f7fe faf1 	bl	8000ecc <getRGBthreshold>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b3d      	ldr	r3, [pc, #244]	@ (80029e4 <BuildConfigData+0x140>)
 80028f0:	711a      	strb	r2, [r3, #4]
	val = getRGBdivider(&drvR);
 80028f2:	483d      	ldr	r0, [pc, #244]	@ (80029e8 <BuildConfigData+0x144>)
 80028f4:	f7fe faf6 	bl	8000ee4 <getRGBdivider>
 80028f8:	4603      	mov	r3, r0
 80028fa:	80fb      	strh	r3, [r7, #6]
	tx_buffer[5] = (uint8_t)(val & 0xFF);
 80028fc:	88fb      	ldrh	r3, [r7, #6]
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	4b38      	ldr	r3, [pc, #224]	@ (80029e4 <BuildConfigData+0x140>)
 8002902:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = (uint8_t)((val >> 8) & 0xFF);
 8002904:	88fb      	ldrh	r3, [r7, #6]
 8002906:	0a1b      	lsrs	r3, r3, #8
 8002908:	b29b      	uxth	r3, r3
 800290a:	b2da      	uxtb	r2, r3
 800290c:	4b35      	ldr	r3, [pc, #212]	@ (80029e4 <BuildConfigData+0x140>)
 800290e:	719a      	strb	r2, [r3, #6]
	val = getRGBdivider(&drvG);
 8002910:	4836      	ldr	r0, [pc, #216]	@ (80029ec <BuildConfigData+0x148>)
 8002912:	f7fe fae7 	bl	8000ee4 <getRGBdivider>
 8002916:	4603      	mov	r3, r0
 8002918:	80fb      	strh	r3, [r7, #6]
	tx_buffer[7] = (uint8_t)(val & 0xFF);
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4b31      	ldr	r3, [pc, #196]	@ (80029e4 <BuildConfigData+0x140>)
 8002920:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = (uint8_t)((val >> 8) & 0xFF);
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	0a1b      	lsrs	r3, r3, #8
 8002926:	b29b      	uxth	r3, r3
 8002928:	b2da      	uxtb	r2, r3
 800292a:	4b2e      	ldr	r3, [pc, #184]	@ (80029e4 <BuildConfigData+0x140>)
 800292c:	721a      	strb	r2, [r3, #8]
	val = getRGBdivider(&drvB);
 800292e:	4830      	ldr	r0, [pc, #192]	@ (80029f0 <BuildConfigData+0x14c>)
 8002930:	f7fe fad8 	bl	8000ee4 <getRGBdivider>
 8002934:	4603      	mov	r3, r0
 8002936:	80fb      	strh	r3, [r7, #6]
	tx_buffer[9] = (uint8_t)(val & 0xFF);
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	b2da      	uxtb	r2, r3
 800293c:	4b29      	ldr	r3, [pc, #164]	@ (80029e4 <BuildConfigData+0x140>)
 800293e:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = (uint8_t)((val >> 8) & 0xFF);
 8002940:	88fb      	ldrh	r3, [r7, #6]
 8002942:	0a1b      	lsrs	r3, r3, #8
 8002944:	b29b      	uxth	r3, r3
 8002946:	b2da      	uxtb	r2, r3
 8002948:	4b26      	ldr	r3, [pc, #152]	@ (80029e4 <BuildConfigData+0x140>)
 800294a:	729a      	strb	r2, [r3, #10]
	val = getRGBsmolder(&drvR);
 800294c:	4826      	ldr	r0, [pc, #152]	@ (80029e8 <BuildConfigData+0x144>)
 800294e:	f7fe fad5 	bl	8000efc <getRGBsmolder>
 8002952:	4603      	mov	r3, r0
 8002954:	80fb      	strh	r3, [r7, #6]
	tx_buffer[11] = (uint8_t)(val & 0xFF);
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	b2da      	uxtb	r2, r3
 800295a:	4b22      	ldr	r3, [pc, #136]	@ (80029e4 <BuildConfigData+0x140>)
 800295c:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = (uint8_t)((val >> 8) & 0xFF);
 800295e:	88fb      	ldrh	r3, [r7, #6]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	b29b      	uxth	r3, r3
 8002964:	b2da      	uxtb	r2, r3
 8002966:	4b1f      	ldr	r3, [pc, #124]	@ (80029e4 <BuildConfigData+0x140>)
 8002968:	731a      	strb	r2, [r3, #12]
	val = getRGBsmolder(&drvG);
 800296a:	4820      	ldr	r0, [pc, #128]	@ (80029ec <BuildConfigData+0x148>)
 800296c:	f7fe fac6 	bl	8000efc <getRGBsmolder>
 8002970:	4603      	mov	r3, r0
 8002972:	80fb      	strh	r3, [r7, #6]
	tx_buffer[13] = (uint8_t)(val & 0xFF);
 8002974:	88fb      	ldrh	r3, [r7, #6]
 8002976:	b2da      	uxtb	r2, r3
 8002978:	4b1a      	ldr	r3, [pc, #104]	@ (80029e4 <BuildConfigData+0x140>)
 800297a:	735a      	strb	r2, [r3, #13]
	tx_buffer[14] = (uint8_t)((val >> 8) & 0xFF);
 800297c:	88fb      	ldrh	r3, [r7, #6]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	b29b      	uxth	r3, r3
 8002982:	b2da      	uxtb	r2, r3
 8002984:	4b17      	ldr	r3, [pc, #92]	@ (80029e4 <BuildConfigData+0x140>)
 8002986:	739a      	strb	r2, [r3, #14]
	val = getRGBsmolder(&drvB);
 8002988:	4819      	ldr	r0, [pc, #100]	@ (80029f0 <BuildConfigData+0x14c>)
 800298a:	f7fe fab7 	bl	8000efc <getRGBsmolder>
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
	tx_buffer[15] = (uint8_t)(val & 0xFF);
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	b2da      	uxtb	r2, r3
 8002996:	4b13      	ldr	r3, [pc, #76]	@ (80029e4 <BuildConfigData+0x140>)
 8002998:	73da      	strb	r2, [r3, #15]
	tx_buffer[16] = (uint8_t)((val >> 8) & 0xFF);
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	0a1b      	lsrs	r3, r3, #8
 800299e:	b29b      	uxth	r3, r3
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <BuildConfigData+0x140>)
 80029a4:	741a      	strb	r2, [r3, #16]
	tx_buffer[17] = 0;//getTECset_current(&tec1);
 80029a6:	4b0f      	ldr	r3, [pc, #60]	@ (80029e4 <BuildConfigData+0x140>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	745a      	strb	r2, [r3, #17]
	tx_buffer[18] = 0;//getTECset_current(&tec2);
 80029ac:	4b0d      	ldr	r3, [pc, #52]	@ (80029e4 <BuildConfigData+0x140>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	749a      	strb	r2, [r3, #18]
	tx_buffer[19] = 22;//getTECset_temp(&tec1);
 80029b2:	4b0c      	ldr	r3, [pc, #48]	@ (80029e4 <BuildConfigData+0x140>)
 80029b4:	2216      	movs	r2, #22
 80029b6:	74da      	strb	r2, [r3, #19]
	tx_buffer[20] = 22;//getTECset_temp(&tec2);
 80029b8:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <BuildConfigData+0x140>)
 80029ba:	2216      	movs	r2, #22
 80029bc:	751a      	strb	r2, [r3, #20]

	crc = crcCalculation(tx_buffer);
 80029be:	4809      	ldr	r0, [pc, #36]	@ (80029e4 <BuildConfigData+0x140>)
 80029c0:	f7ff ff26 	bl	8002810 <crcCalculation>
 80029c4:	4603      	mov	r3, r0
 80029c6:	603b      	str	r3, [r7, #0]
	tx_buffer[30] = (uint8_t)(crc & 0xFF);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	4b05      	ldr	r3, [pc, #20]	@ (80029e4 <BuildConfigData+0x140>)
 80029ce:	779a      	strb	r2, [r3, #30]
	tx_buffer[31] = (uint8_t)((crc >> 8) & 0xFF);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	0a1b      	lsrs	r3, r3, #8
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	4b03      	ldr	r3, [pc, #12]	@ (80029e4 <BuildConfigData+0x140>)
 80029d8:	77da      	strb	r2, [r3, #31]
}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	200006b0 	.word	0x200006b0
 80029e8:	20000760 	.word	0x20000760
 80029ec:	200007a0 	.word	0x200007a0
 80029f0:	200007e0 	.word	0x200007e0

080029f4 <BuildControlData>:

void BuildControlData(){
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
	memset(tx_buffer, 0, 32);
 80029fa:	2220      	movs	r2, #32
 80029fc:	2100      	movs	r1, #0
 80029fe:	482d      	ldr	r0, [pc, #180]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a00:	f00d f9c4 	bl	800fd8c <memset>
	uint32_t crc = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
	uint16_t val = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	807b      	strh	r3, [r7, #2]

	if(config_saved){
 8002a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ab8 <BuildControlData+0xc4>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d009      	beq.n	8002a28 <BuildControlData+0x34>
		config_saved = 0;
 8002a14:	4b28      	ldr	r3, [pc, #160]	@ (8002ab8 <BuildControlData+0xc4>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]
		tx_buffer[0] = 'c';
 8002a1a:	4b26      	ldr	r3, [pc, #152]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a1c:	2263      	movs	r2, #99	@ 0x63
 8002a1e:	701a      	strb	r2, [r3, #0]
		tx_buffer[1] = 'S';
 8002a20:	4b24      	ldr	r3, [pc, #144]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a22:	2253      	movs	r2, #83	@ 0x53
 8002a24:	705a      	strb	r2, [r3, #1]
 8002a26:	e005      	b.n	8002a34 <BuildControlData+0x40>
		//return;
	}else{
		tx_buffer[0] = 'D';
 8002a28:	4b22      	ldr	r3, [pc, #136]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a2a:	2244      	movs	r2, #68	@ 0x44
 8002a2c:	701a      	strb	r2, [r3, #0]
		tx_buffer[1] = 'a';
 8002a2e:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a30:	2261      	movs	r2, #97	@ 0x61
 8002a32:	705a      	strb	r2, [r3, #1]
//	tx_buffer[4] = getTECtemp(&tec2);
//	tx_buffer[5] = getTECcurrent(&tec1);
//	tx_buffer[6] = getTECcurrent(&tec2);
//	tx_buffer[7] = getTECstate(&tec1);
//	tx_buffer[8] = getTECstate(&tec2);
	val = getRGBcurrent(&drvR);
 8002a34:	4821      	ldr	r0, [pc, #132]	@ (8002abc <BuildControlData+0xc8>)
 8002a36:	f7fe fa6d 	bl	8000f14 <getRGBcurrent>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	807b      	strh	r3, [r7, #2]
	tx_buffer[9] = (uint8_t)(val & 0xFF);
 8002a3e:	887b      	ldrh	r3, [r7, #2]
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a44:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = (uint8_t)((val >> 8) & 0xFF);
 8002a46:	887b      	ldrh	r3, [r7, #2]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	4b19      	ldr	r3, [pc, #100]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a50:	729a      	strb	r2, [r3, #10]
	val = getRGBcurrent(&drvG);
 8002a52:	481b      	ldr	r0, [pc, #108]	@ (8002ac0 <BuildControlData+0xcc>)
 8002a54:	f7fe fa5e 	bl	8000f14 <getRGBcurrent>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	807b      	strh	r3, [r7, #2]
	tx_buffer[11] = (uint8_t)(val & 0xFF);
 8002a5c:	887b      	ldrh	r3, [r7, #2]
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a62:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = (uint8_t)((val >> 8) & 0xFF);
 8002a64:	887b      	ldrh	r3, [r7, #2]
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a6e:	731a      	strb	r2, [r3, #12]
	val = getRGBcurrent(&drvB);
 8002a70:	4814      	ldr	r0, [pc, #80]	@ (8002ac4 <BuildControlData+0xd0>)
 8002a72:	f7fe fa4f 	bl	8000f14 <getRGBcurrent>
 8002a76:	4603      	mov	r3, r0
 8002a78:	807b      	strh	r3, [r7, #2]
	tx_buffer[13] = (uint8_t)(val & 0xFF);
 8002a7a:	887b      	ldrh	r3, [r7, #2]
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a80:	735a      	strb	r2, [r3, #13]
	tx_buffer[14] = (uint8_t)((val >> 8) & 0xFF);
 8002a82:	887b      	ldrh	r3, [r7, #2]
 8002a84:	0a1b      	lsrs	r3, r3, #8
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a8c:	739a      	strb	r2, [r3, #14]

	crc = crcCalculation(tx_buffer);
 8002a8e:	4809      	ldr	r0, [pc, #36]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a90:	f7ff febe 	bl	8002810 <crcCalculation>
 8002a94:	4603      	mov	r3, r0
 8002a96:	607b      	str	r3, [r7, #4]
	tx_buffer[30] = (uint8_t)(crc & 0xFF);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <BuildControlData+0xc0>)
 8002a9e:	779a      	strb	r2, [r3, #30]
	tx_buffer[31] = (uint8_t)((crc >> 8) & 0xFF);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	0a1b      	lsrs	r3, r3, #8
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <BuildControlData+0xc0>)
 8002aa8:	77da      	strb	r2, [r3, #31]
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	200006b0 	.word	0x200006b0
 8002ab8:	20000868 	.word	0x20000868
 8002abc:	20000760 	.word	0x20000760
 8002ac0:	200007a0 	.word	0x200007a0
 8002ac4:	200007e0 	.word	0x200007e0

08002ac8 <setData>:

void setData(uint8_t* data){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	if(!checkCRC(data)){
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7ff febb 	bl	800284c <checkCRC>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	f083 0301 	eor.w	r3, r3, #1
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <setData+0x22>
		printf("By setData checkCRC error\r\n");
 8002ae2:	4858      	ldr	r0, [pc, #352]	@ (8002c44 <setData+0x17c>)
 8002ae4:	f00d f872 	bl	800fbcc <puts>
		return;
 8002ae8:	e0a8      	b.n	8002c3c <setData+0x174>
	}
	if(data[24]){
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3318      	adds	r3, #24
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01b      	beq.n	8002b2c <setData+0x64>
//		setRGBpwmPeriod(&drvR, data[17]);
//		setRGBpwmPeriod(&drvG, data[18]);
//		setRGBpwmPeriod(&drvB, data[19]);
		HAL_Delay(10);
 8002af4:	200a      	movs	r0, #10
 8002af6:	f000 f94f 	bl	8002d98 <HAL_Delay>
		setRGBsmolder(&drvR, 0);
 8002afa:	2100      	movs	r1, #0
 8002afc:	4852      	ldr	r0, [pc, #328]	@ (8002c48 <setData+0x180>)
 8002afe:	f7fe f9d5 	bl	8000eac <setRGBsmolder>
		setRGBsmolder(&drvG, 0);
 8002b02:	2100      	movs	r1, #0
 8002b04:	4851      	ldr	r0, [pc, #324]	@ (8002c4c <setData+0x184>)
 8002b06:	f7fe f9d1 	bl	8000eac <setRGBsmolder>
		setRGBsmolder(&drvB, 0);
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4850      	ldr	r0, [pc, #320]	@ (8002c50 <setData+0x188>)
 8002b0e:	f7fe f9cd 	bl	8000eac <setRGBsmolder>
		setRGBthreshold(&drvR, 255);
 8002b12:	21ff      	movs	r1, #255	@ 0xff
 8002b14:	484c      	ldr	r0, [pc, #304]	@ (8002c48 <setData+0x180>)
 8002b16:	f7fe f994 	bl	8000e42 <setRGBthreshold>
		setRGBthreshold(&drvG, 255);
 8002b1a:	21ff      	movs	r1, #255	@ 0xff
 8002b1c:	484b      	ldr	r0, [pc, #300]	@ (8002c4c <setData+0x184>)
 8002b1e:	f7fe f990 	bl	8000e42 <setRGBthreshold>
		setRGBthreshold(&drvB, 255);
 8002b22:	21ff      	movs	r1, #255	@ 0xff
 8002b24:	484a      	ldr	r0, [pc, #296]	@ (8002c50 <setData+0x188>)
 8002b26:	f7fe f98c 	bl	8000e42 <setRGBthreshold>
 8002b2a:	e047      	b.n	8002bbc <setData+0xf4>

	}
	else{
		setRGBthreshold(&drvR, data[2]);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3302      	adds	r3, #2
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	4844      	ldr	r0, [pc, #272]	@ (8002c48 <setData+0x180>)
 8002b36:	f7fe f984 	bl	8000e42 <setRGBthreshold>
		setRGBthreshold(&drvG, data[3]);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3303      	adds	r3, #3
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	4619      	mov	r1, r3
 8002b42:	4842      	ldr	r0, [pc, #264]	@ (8002c4c <setData+0x184>)
 8002b44:	f7fe f97d 	bl	8000e42 <setRGBthreshold>
		setRGBthreshold(&drvB, data[4]);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	4619      	mov	r1, r3
 8002b50:	483f      	ldr	r0, [pc, #252]	@ (8002c50 <setData+0x188>)
 8002b52:	f7fe f976 	bl	8000e42 <setRGBthreshold>
		setRGBsmolder(&drvR, (data[11]<<8) | data[12]);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	330b      	adds	r3, #11
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	b21b      	sxth	r3, r3
 8002b5e:	021b      	lsls	r3, r3, #8
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	330c      	adds	r3, #12
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	b21b      	sxth	r3, r3
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	4619      	mov	r1, r3
 8002b72:	4835      	ldr	r0, [pc, #212]	@ (8002c48 <setData+0x180>)
 8002b74:	f7fe f99a 	bl	8000eac <setRGBsmolder>
		setRGBsmolder(&drvG, (data[13]<<8) | data[14]);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	330d      	adds	r3, #13
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	b21b      	sxth	r3, r3
 8002b80:	021b      	lsls	r3, r3, #8
 8002b82:	b21a      	sxth	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	330e      	adds	r3, #14
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	b21b      	sxth	r3, r3
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	4619      	mov	r1, r3
 8002b94:	482d      	ldr	r0, [pc, #180]	@ (8002c4c <setData+0x184>)
 8002b96:	f7fe f989 	bl	8000eac <setRGBsmolder>
		setRGBsmolder(&drvB, (data[15]<<8) | data[16]);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	330f      	adds	r3, #15
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b21b      	sxth	r3, r3
 8002ba2:	021b      	lsls	r3, r3, #8
 8002ba4:	b21a      	sxth	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	3310      	adds	r3, #16
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	b21b      	sxth	r3, r3
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	b21b      	sxth	r3, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4826      	ldr	r0, [pc, #152]	@ (8002c50 <setData+0x188>)
 8002bb8:	f7fe f978 	bl	8000eac <setRGBsmolder>
//		setRGBpwmPeriod(&drvR, 100);
//		setRGBpwmPeriod(&drvG, 100);
//		setRGBpwmPeriod(&drvB, 100);
	}
	setRGBdivider(&drvR, (data[5]<<8) | data[6]);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3305      	adds	r3, #5
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	b21a      	sxth	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3306      	adds	r3, #6
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	b21b      	sxth	r3, r3
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	b21b      	sxth	r3, r3
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	481b      	ldr	r0, [pc, #108]	@ (8002c48 <setData+0x180>)
 8002bda:	f7fe f94d 	bl	8000e78 <setRGBdivider>
	setRGBdivider(&drvG, (data[7]<<8) | data[8]);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3307      	adds	r3, #7
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	b21b      	sxth	r3, r3
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	b21a      	sxth	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3308      	adds	r3, #8
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	b21b      	sxth	r3, r3
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b21b      	sxth	r3, r3
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4814      	ldr	r0, [pc, #80]	@ (8002c4c <setData+0x184>)
 8002bfc:	f7fe f93c 	bl	8000e78 <setRGBdivider>
	setRGBdivider(&drvB, (data[9]<<8) | data[10]);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3309      	adds	r3, #9
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	021b      	lsls	r3, r3, #8
 8002c0a:	b21a      	sxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	330a      	adds	r3, #10
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	b21b      	sxth	r3, r3
 8002c14:	4313      	orrs	r3, r2
 8002c16:	b21b      	sxth	r3, r3
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	480c      	ldr	r0, [pc, #48]	@ (8002c50 <setData+0x188>)
 8002c1e:	f7fe f92b 	bl	8000e78 <setRGBdivider>
//	setTECcurrent(&tec1, data[22]);
//	setTECcurrent(&tec2, data[23]);
	//setRGBpwmMode(&drvR, data[24]);
	//setRGBpwmMode(&drvG, data[24]);
	//setRGBpwmMode(&drvB, data[24]);
	if(data[29] > 0)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	331d      	adds	r3, #29
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d007      	beq.n	8002c3c <setData+0x174>
		if(saveConfigToEE())
 8002c2c:	f000 f814 	bl	8002c58 <saveConfigToEE>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <setData+0x174>
			config_saved = 1;
 8002c36:	4b07      	ldr	r3, [pc, #28]	@ (8002c54 <setData+0x18c>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
}
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	080109d0 	.word	0x080109d0
 8002c48:	20000760 	.word	0x20000760
 8002c4c:	200007a0 	.word	0x200007a0
 8002c50:	200007e0 	.word	0x200007e0
 8002c54:	20000868 	.word	0x20000868

08002c58 <saveConfigToEE>:


bool saveConfigToEE(){
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
	bool result = 1;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	71fb      	strb	r3, [r7, #7]
	if(SaveRGBconfigToEEPROM(&eeprom, &drvR, RGB_FIRST_EE_PAGE_NUM) != HAL_OK) result = 0;
 8002c62:	2201      	movs	r2, #1
 8002c64:	4910      	ldr	r1, [pc, #64]	@ (8002ca8 <saveConfigToEE+0x50>)
 8002c66:	4811      	ldr	r0, [pc, #68]	@ (8002cac <saveConfigToEE+0x54>)
 8002c68:	f7fe f96f 	bl	8000f4a <SaveRGBconfigToEEPROM>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <saveConfigToEE+0x1e>
 8002c72:	2300      	movs	r3, #0
 8002c74:	71fb      	strb	r3, [r7, #7]
	if(SaveRGBconfigToEEPROM(&eeprom, &drvG, RGB_FIRST_EE_PAGE_NUM + 1) != HAL_OK) result = 0;
 8002c76:	2202      	movs	r2, #2
 8002c78:	490d      	ldr	r1, [pc, #52]	@ (8002cb0 <saveConfigToEE+0x58>)
 8002c7a:	480c      	ldr	r0, [pc, #48]	@ (8002cac <saveConfigToEE+0x54>)
 8002c7c:	f7fe f965 	bl	8000f4a <SaveRGBconfigToEEPROM>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <saveConfigToEE+0x32>
 8002c86:	2300      	movs	r3, #0
 8002c88:	71fb      	strb	r3, [r7, #7]
	if(SaveRGBconfigToEEPROM(&eeprom, &drvB, RGB_FIRST_EE_PAGE_NUM + 2) != HAL_OK) result = 0;
 8002c8a:	2203      	movs	r2, #3
 8002c8c:	4909      	ldr	r1, [pc, #36]	@ (8002cb4 <saveConfigToEE+0x5c>)
 8002c8e:	4807      	ldr	r0, [pc, #28]	@ (8002cac <saveConfigToEE+0x54>)
 8002c90:	f7fe f95b 	bl	8000f4a <SaveRGBconfigToEEPROM>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <saveConfigToEE+0x46>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	71fb      	strb	r3, [r7, #7]
//	if(SaveTECconfigToEEPROM(&eeprom, &tec1, TEC_FIRST_EE_PAGE_NUM) != HAL_OK) result = 0;
//	if(SaveTECconfigToEEPROM(&eeprom, &tec2, TEC_FIRST_EE_PAGE_NUM + 1) != HAL_OK) result = 0;
	return result;
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20000760 	.word	0x20000760
 8002cac:	200006f4 	.word	0x200006f4
 8002cb0:	200007a0 	.word	0x200007a0
 8002cb4:	200007e0 	.word	0x200007e0

08002cb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc2:	2003      	movs	r0, #3
 8002cc4:	f001 fece 	bl	8004a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cc8:	200f      	movs	r0, #15
 8002cca:	f000 f80d 	bl	8002ce8 <HAL_InitTick>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	71fb      	strb	r3, [r7, #7]
 8002cd8:	e001      	b.n	8002cde <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cda:	f7fe ff39 	bl	8001b50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002cde:	79fb      	ldrb	r3, [r7, #7]

}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002cf4:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <HAL_InitTick+0x68>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d022      	beq.n	8002d42 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002cfc:	4b15      	ldr	r3, [pc, #84]	@ (8002d54 <HAL_InitTick+0x6c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b13      	ldr	r3, [pc, #76]	@ (8002d50 <HAL_InitTick+0x68>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d08:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d10:	4618      	mov	r0, r3
 8002d12:	f001 feda 	bl	8004aca <HAL_SYSTICK_Config>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10f      	bne.n	8002d3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b0f      	cmp	r3, #15
 8002d20:	d809      	bhi.n	8002d36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d22:	2200      	movs	r2, #0
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	f04f 30ff 	mov.w	r0, #4294967295
 8002d2a:	f001 fea6 	bl	8004a7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d58 <HAL_InitTick+0x70>)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	e007      	b.n	8002d46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	73fb      	strb	r3, [r7, #15]
 8002d3a:	e004      	b.n	8002d46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
 8002d40:	e001      	b.n	8002d46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000014 	.word	0x20000014
 8002d54:	2000000c 	.word	0x2000000c
 8002d58:	20000010 	.word	0x20000010

08002d5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <HAL_IncTick+0x1c>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <HAL_IncTick+0x20>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4413      	add	r3, r2
 8002d6a:	4a03      	ldr	r2, [pc, #12]	@ (8002d78 <HAL_IncTick+0x1c>)
 8002d6c:	6013      	str	r3, [r2, #0]
}
 8002d6e:	bf00      	nop
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	2000086c 	.word	0x2000086c
 8002d7c:	20000014 	.word	0x20000014

08002d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  return uwTick;
 8002d84:	4b03      	ldr	r3, [pc, #12]	@ (8002d94 <HAL_GetTick+0x14>)
 8002d86:	681b      	ldr	r3, [r3, #0]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	2000086c 	.word	0x2000086c

08002d98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002da0:	f7ff ffee 	bl	8002d80 <HAL_GetTick>
 8002da4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db0:	d004      	beq.n	8002dbc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002db2:	4b09      	ldr	r3, [pc, #36]	@ (8002dd8 <HAL_Delay+0x40>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4413      	add	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dbc:	bf00      	nop
 8002dbe:	f7ff ffdf 	bl	8002d80 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d8f7      	bhi.n	8002dbe <HAL_Delay+0x26>
  {
  }
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000014 	.word	0x20000014

08002ddc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002dec:	4904      	ldr	r1, [pc, #16]	@ (8002e00 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	600b      	str	r3, [r1, #0]
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	40010030 	.word	0x40010030

08002e04 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002e0c:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f023 0202 	bic.w	r2, r3, #2
 8002e14:	4904      	ldr	r1, [pc, #16]	@ (8002e28 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	600b      	str	r3, [r1, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	40010030 	.word	0x40010030

08002e2c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002e32:	4b0f      	ldr	r3, [pc, #60]	@ (8002e70 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a0e      	ldr	r2, [pc, #56]	@ (8002e70 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e3e:	f7ff ff9f 	bl	8002d80 <HAL_GetTick>
 8002e42:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002e44:	e008      	b.n	8002e58 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8002e46:	f7ff ff9b 	bl	8002d80 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b0a      	cmp	r3, #10
 8002e52:	d901      	bls.n	8002e58 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e006      	b.n	8002e66 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0f0      	beq.n	8002e46 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40010030 	.word	0x40010030

08002e74 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	609a      	str	r2, [r3, #8]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3360      	adds	r3, #96	@ 0x60
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <LL_ADC_SetOffset+0x44>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002f14:	bf00      	nop
 8002f16:	371c      	adds	r7, #28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	03fff000 	.word	0x03fff000

08002f24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3360      	adds	r3, #96	@ 0x60
 8002f32:	461a      	mov	r2, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b087      	sub	sp, #28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3360      	adds	r3, #96	@ 0x60
 8002f60:	461a      	mov	r2, r3
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b087      	sub	sp, #28
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3360      	adds	r3, #96	@ 0x60
 8002f96:	461a      	mov	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	431a      	orrs	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002fb0:	bf00      	nop
 8002fb2:	371c      	adds	r7, #28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	3360      	adds	r3, #96	@ 0x60
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002fe6:	bf00      	nop
 8002fe8:	371c      	adds	r7, #28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	615a      	str	r2, [r3, #20]
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800303e:	b480      	push	{r7}
 8003040:	b087      	sub	sp, #28
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	3330      	adds	r3, #48	@ 0x30
 800304e:	461a      	mov	r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	0a1b      	lsrs	r3, r3, #8
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	4413      	add	r3, r2
 800305c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	211f      	movs	r1, #31
 800306a:	fa01 f303 	lsl.w	r3, r1, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	401a      	ands	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	0e9b      	lsrs	r3, r3, #26
 8003076:	f003 011f 	and.w	r1, r3, #31
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	431a      	orrs	r2, r3
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800308a:	bf00      	nop
 800308c:	371c      	adds	r7, #28
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003096:	b480      	push	{r7}
 8003098:	b087      	sub	sp, #28
 800309a:	af00      	add	r7, sp, #0
 800309c:	60f8      	str	r0, [r7, #12]
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	3314      	adds	r3, #20
 80030a6:	461a      	mov	r2, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	0e5b      	lsrs	r3, r3, #25
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	f003 0304 	and.w	r3, r3, #4
 80030b2:	4413      	add	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	0d1b      	lsrs	r3, r3, #20
 80030be:	f003 031f 	and.w	r3, r3, #31
 80030c2:	2107      	movs	r1, #7
 80030c4:	fa01 f303 	lsl.w	r3, r1, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	401a      	ands	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	0d1b      	lsrs	r3, r3, #20
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	431a      	orrs	r2, r3
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80030e0:	bf00      	nop
 80030e2:	371c      	adds	r7, #28
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003104:	43db      	mvns	r3, r3
 8003106:	401a      	ands	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f003 0318 	and.w	r3, r3, #24
 800310e:	4908      	ldr	r1, [pc, #32]	@ (8003130 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003110:	40d9      	lsrs	r1, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	400b      	ands	r3, r1
 8003116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800311a:	431a      	orrs	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003122:	bf00      	nop
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	0007ffff 	.word	0x0007ffff

08003134 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 031f 	and.w	r3, r3, #31
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003160:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6093      	str	r3, [r2, #8]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003188:	d101      	bne.n	800318e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80031ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031d8:	d101      	bne.n	80031de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003200:	f043 0201 	orr.w	r2, r3, #1
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003224:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003228:	f043 0202 	orr.w	r2, r3, #2
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <LL_ADC_IsEnabled+0x18>
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <LL_ADC_IsEnabled+0x1a>
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003262:	b480      	push	{r7}
 8003264:	b083      	sub	sp, #12
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b02      	cmp	r3, #2
 8003274:	d101      	bne.n	800327a <LL_ADC_IsDisableOngoing+0x18>
 8003276:	2301      	movs	r3, #1
 8003278:	e000      	b.n	800327c <LL_ADC_IsDisableOngoing+0x1a>
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003298:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800329c:	f043 0204 	orr.w	r2, r3, #4
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b04      	cmp	r3, #4
 80032c2:	d101      	bne.n	80032c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032c4:	2301      	movs	r3, #1
 80032c6:	e000      	b.n	80032ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d101      	bne.n	80032ee <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032fc:	b590      	push	{r4, r7, lr}
 80032fe:	b089      	sub	sp, #36	@ 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e167      	b.n	80035e6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003320:	2b00      	cmp	r3, #0
 8003322:	d109      	bne.n	8003338 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f7fe fc3f 	bl	8001ba8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ff19 	bl	8003174 <LL_ADC_IsDeepPowerDownEnabled>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d004      	beq.n	8003352 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff feff 	bl	8003150 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff ff34 	bl	80031c4 <LL_ADC_IsInternalRegulatorEnabled>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d115      	bne.n	800338e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff18 	bl	800319c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800336c:	4ba0      	ldr	r3, [pc, #640]	@ (80035f0 <HAL_ADC_Init+0x2f4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	099b      	lsrs	r3, r3, #6
 8003372:	4aa0      	ldr	r2, [pc, #640]	@ (80035f4 <HAL_ADC_Init+0x2f8>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	099b      	lsrs	r3, r3, #6
 800337a:	3301      	adds	r3, #1
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003380:	e002      	b.n	8003388 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	3b01      	subs	r3, #1
 8003386:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f9      	bne.n	8003382 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff16 	bl	80031c4 <LL_ADC_IsInternalRegulatorEnabled>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10d      	bne.n	80033ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a2:	f043 0210 	orr.w	r2, r3, #16
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ae:	f043 0201 	orr.w	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff76 	bl	80032b0 <LL_ADC_REG_IsConversionOngoing>
 80033c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f040 8100 	bne.w	80035d4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f040 80fc 	bne.w	80035d4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80033e4:	f043 0202 	orr.w	r2, r3, #2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff23 	bl	800323c <LL_ADC_IsEnabled>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d111      	bne.n	8003420 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003400:	f7ff ff1c 	bl	800323c <LL_ADC_IsEnabled>
 8003404:	4604      	mov	r4, r0
 8003406:	487c      	ldr	r0, [pc, #496]	@ (80035f8 <HAL_ADC_Init+0x2fc>)
 8003408:	f7ff ff18 	bl	800323c <LL_ADC_IsEnabled>
 800340c:	4603      	mov	r3, r0
 800340e:	4323      	orrs	r3, r4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d105      	bne.n	8003420 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	4619      	mov	r1, r3
 800341a:	4878      	ldr	r0, [pc, #480]	@ (80035fc <HAL_ADC_Init+0x300>)
 800341c:	f7ff fd2a 	bl	8002e74 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	7f5b      	ldrb	r3, [r3, #29]
 8003424:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800342a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003430:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003436:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800343e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003440:	4313      	orrs	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800344a:	2b01      	cmp	r3, #1
 800344c:	d106      	bne.n	800345c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	3b01      	subs	r3, #1
 8003454:	045b      	lsls	r3, r3, #17
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4313      	orrs	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d009      	beq.n	8003478 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003468:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003470:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	4b60      	ldr	r3, [pc, #384]	@ (8003600 <HAL_ADC_Init+0x304>)
 8003480:	4013      	ands	r3, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	69b9      	ldr	r1, [r7, #24]
 8003488:	430b      	orrs	r3, r1
 800348a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff ff15 	bl	80032d6 <LL_ADC_INJ_IsConversionOngoing>
 80034ac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d16d      	bne.n	8003590 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d16a      	bne.n	8003590 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034be:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034c6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034d6:	f023 0302 	bic.w	r3, r3, #2
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6812      	ldr	r2, [r2, #0]
 80034de:	69b9      	ldr	r1, [r7, #24]
 80034e0:	430b      	orrs	r3, r1
 80034e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d017      	beq.n	800351c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80034fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003504:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003508:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6911      	ldr	r1, [r2, #16]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6812      	ldr	r2, [r2, #0]
 8003514:	430b      	orrs	r3, r1
 8003516:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800351a:	e013      	b.n	8003544 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	691a      	ldr	r2, [r3, #16]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800352a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800353c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003540:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800354a:	2b01      	cmp	r3, #1
 800354c:	d118      	bne.n	8003580 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003558:	f023 0304 	bic.w	r3, r3, #4
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003564:	4311      	orrs	r1, r2
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800356a:	4311      	orrs	r1, r2
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003570:	430a      	orrs	r2, r1
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0201 	orr.w	r2, r2, #1
 800357c:	611a      	str	r2, [r3, #16]
 800357e:	e007      	b.n	8003590 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	691a      	ldr	r2, [r3, #16]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10c      	bne.n	80035b2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	f023 010f 	bic.w	r1, r3, #15
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	1e5a      	subs	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80035b0:	e007      	b.n	80035c2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 020f 	bic.w	r2, r2, #15
 80035c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c6:	f023 0303 	bic.w	r3, r3, #3
 80035ca:	f043 0201 	orr.w	r2, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035d2:	e007      	b.n	80035e4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d8:	f043 0210 	orr.w	r2, r3, #16
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80035e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3724      	adds	r7, #36	@ 0x24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd90      	pop	{r4, r7, pc}
 80035ee:	bf00      	nop
 80035f0:	2000000c 	.word	0x2000000c
 80035f4:	053e2d63 	.word	0x053e2d63
 80035f8:	50000100 	.word	0x50000100
 80035fc:	50000300 	.word	0x50000300
 8003600:	fff04007 	.word	0xfff04007

08003604 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003610:	4851      	ldr	r0, [pc, #324]	@ (8003758 <HAL_ADC_Start_DMA+0x154>)
 8003612:	f7ff fd8f 	bl	8003134 <LL_ADC_GetMultimode>
 8003616:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff fe47 	bl	80032b0 <LL_ADC_REG_IsConversionOngoing>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	f040 808f 	bne.w	8003748 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_ADC_Start_DMA+0x34>
 8003634:	2302      	movs	r3, #2
 8003636:	e08a      	b.n	800374e <HAL_ADC_Start_DMA+0x14a>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	2b05      	cmp	r3, #5
 800364a:	d002      	beq.n	8003652 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	2b09      	cmp	r3, #9
 8003650:	d173      	bne.n	800373a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 fc98 	bl	8003f88 <ADC_Enable>
 8003658:	4603      	mov	r3, r0
 800365a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800365c:	7dfb      	ldrb	r3, [r7, #23]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d166      	bne.n	8003730 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003666:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800366a:	f023 0301 	bic.w	r3, r3, #1
 800366e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a38      	ldr	r2, [pc, #224]	@ (800375c <HAL_ADC_Start_DMA+0x158>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d002      	beq.n	8003686 <HAL_ADC_Start_DMA+0x82>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	e001      	b.n	800368a <HAL_ADC_Start_DMA+0x86>
 8003686:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	6812      	ldr	r2, [r2, #0]
 800368e:	4293      	cmp	r3, r2
 8003690:	d002      	beq.n	8003698 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d105      	bne.n	80036a4 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d006      	beq.n	80036be <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b4:	f023 0206 	bic.w	r2, r3, #6
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	661a      	str	r2, [r3, #96]	@ 0x60
 80036bc:	e002      	b.n	80036c4 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	4a25      	ldr	r2, [pc, #148]	@ (8003760 <HAL_ADC_Start_DMA+0x15c>)
 80036ca:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d0:	4a24      	ldr	r2, [pc, #144]	@ (8003764 <HAL_ADC_Start_DMA+0x160>)
 80036d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	4a23      	ldr	r2, [pc, #140]	@ (8003768 <HAL_ADC_Start_DMA+0x164>)
 80036da:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	221c      	movs	r2, #28
 80036e2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f042 0210 	orr.w	r2, r2, #16
 80036fa:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68da      	ldr	r2, [r3, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f042 0201 	orr.w	r2, r2, #1
 800370a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	3340      	adds	r3, #64	@ 0x40
 8003716:	4619      	mov	r1, r3
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f001 ff22 	bl	8005564 <HAL_DMA_Start_IT>
 8003720:	4603      	mov	r3, r0
 8003722:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff fdad 	bl	8003288 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800372e:	e00d      	b.n	800374c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003738:	e008      	b.n	800374c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003746:	e001      	b.n	800374c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003748:	2302      	movs	r3, #2
 800374a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800374c:	7dfb      	ldrb	r3, [r7, #23]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	50000300 	.word	0x50000300
 800375c:	50000100 	.word	0x50000100
 8003760:	08004153 	.word	0x08004153
 8003764:	0800422b 	.word	0x0800422b
 8003768:	08004247 	.word	0x08004247

0800376c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b0b6      	sub	sp, #216	@ 0xd8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d101      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x22>
 80037c6:	2302      	movs	r3, #2
 80037c8:	e3c8      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x7b4>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff fd6a 	bl	80032b0 <LL_ADC_REG_IsConversionOngoing>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f040 83ad 	bne.w	8003f3e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6818      	ldr	r0, [r3, #0]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6859      	ldr	r1, [r3, #4]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	f7ff fc24 	bl	800303e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff fd58 	bl	80032b0 <LL_ADC_REG_IsConversionOngoing>
 8003800:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fd64 	bl	80032d6 <LL_ADC_INJ_IsConversionOngoing>
 800380e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003812:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003816:	2b00      	cmp	r3, #0
 8003818:	f040 81d9 	bne.w	8003bce <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800381c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003820:	2b00      	cmp	r3, #0
 8003822:	f040 81d4 	bne.w	8003bce <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800382e:	d10f      	bne.n	8003850 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6818      	ldr	r0, [r3, #0]
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2200      	movs	r2, #0
 800383a:	4619      	mov	r1, r3
 800383c:	f7ff fc2b 	bl	8003096 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff fbd2 	bl	8002ff2 <LL_ADC_SetSamplingTimeCommonConfig>
 800384e:	e00e      	b.n	800386e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	6819      	ldr	r1, [r3, #0]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	461a      	mov	r2, r3
 800385e:	f7ff fc1a 	bl	8003096 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2100      	movs	r1, #0
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff fbc2 	bl	8002ff2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	08db      	lsrs	r3, r3, #3
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b04      	cmp	r3, #4
 800388e:	d022      	beq.n	80038d6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6818      	ldr	r0, [r3, #0]
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	6919      	ldr	r1, [r3, #16]
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038a0:	f7ff fb1c 	bl	8002edc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	6919      	ldr	r1, [r3, #16]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	461a      	mov	r2, r3
 80038b2:	f7ff fb68 	bl	8002f86 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d102      	bne.n	80038cc <HAL_ADC_ConfigChannel+0x124>
 80038c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038ca:	e000      	b.n	80038ce <HAL_ADC_ConfigChannel+0x126>
 80038cc:	2300      	movs	r3, #0
 80038ce:	461a      	mov	r2, r3
 80038d0:	f7ff fb74 	bl	8002fbc <LL_ADC_SetOffsetSaturation>
 80038d4:	e17b      	b.n	8003bce <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2100      	movs	r1, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff fb21 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80038e2:	4603      	mov	r3, r0
 80038e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10a      	bne.n	8003902 <HAL_ADC_ConfigChannel+0x15a>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2100      	movs	r1, #0
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff fb16 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80038f8:	4603      	mov	r3, r0
 80038fa:	0e9b      	lsrs	r3, r3, #26
 80038fc:	f003 021f 	and.w	r2, r3, #31
 8003900:	e01e      	b.n	8003940 <HAL_ADC_ConfigChannel+0x198>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff fb0b 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 800390e:	4603      	mov	r3, r0
 8003910:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003918:	fa93 f3a3 	rbit	r3, r3
 800391c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003920:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003924:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003928:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003930:	2320      	movs	r3, #32
 8003932:	e004      	b.n	800393e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003934:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003938:	fab3 f383 	clz	r3, r3
 800393c:	b2db      	uxtb	r3, r3
 800393e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003948:	2b00      	cmp	r3, #0
 800394a:	d105      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x1b0>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	0e9b      	lsrs	r3, r3, #26
 8003952:	f003 031f 	and.w	r3, r3, #31
 8003956:	e018      	b.n	800398a <HAL_ADC_ConfigChannel+0x1e2>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003964:	fa93 f3a3 	rbit	r3, r3
 8003968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800396c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003974:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800397c:	2320      	movs	r3, #32
 800397e:	e004      	b.n	800398a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003980:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003984:	fab3 f383 	clz	r3, r3
 8003988:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800398a:	429a      	cmp	r2, r3
 800398c:	d106      	bne.n	800399c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2200      	movs	r2, #0
 8003994:	2100      	movs	r1, #0
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff fada 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2101      	movs	r1, #1
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7ff fabe 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10a      	bne.n	80039c8 <HAL_ADC_ConfigChannel+0x220>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2101      	movs	r1, #1
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff fab3 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80039be:	4603      	mov	r3, r0
 80039c0:	0e9b      	lsrs	r3, r3, #26
 80039c2:	f003 021f 	and.w	r2, r3, #31
 80039c6:	e01e      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x25e>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2101      	movs	r1, #1
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff faa8 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80039de:	fa93 f3a3 	rbit	r3, r3
 80039e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80039e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80039ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80039f6:	2320      	movs	r3, #32
 80039f8:	e004      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80039fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80039fe:	fab3 f383 	clz	r3, r3
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d105      	bne.n	8003a1e <HAL_ADC_ConfigChannel+0x276>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	0e9b      	lsrs	r3, r3, #26
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	e018      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x2a8>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a26:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a2a:	fa93 f3a3 	rbit	r3, r3
 8003a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003a32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003a3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003a42:	2320      	movs	r3, #32
 8003a44:	e004      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003a46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a4a:	fab3 f383 	clz	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d106      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff fa77 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2102      	movs	r1, #2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff fa5b 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10a      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x2e6>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2102      	movs	r1, #2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff fa50 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003a84:	4603      	mov	r3, r0
 8003a86:	0e9b      	lsrs	r3, r3, #26
 8003a88:	f003 021f 	and.w	r2, r3, #31
 8003a8c:	e01e      	b.n	8003acc <HAL_ADC_ConfigChannel+0x324>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2102      	movs	r1, #2
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff fa45 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003aa4:	fa93 f3a3 	rbit	r3, r3
 8003aa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003aac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ab0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003ab4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003abc:	2320      	movs	r3, #32
 8003abe:	e004      	b.n	8003aca <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003ac0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d105      	bne.n	8003ae4 <HAL_ADC_ConfigChannel+0x33c>
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	0e9b      	lsrs	r3, r3, #26
 8003ade:	f003 031f 	and.w	r3, r3, #31
 8003ae2:	e016      	b.n	8003b12 <HAL_ADC_ConfigChannel+0x36a>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003af0:	fa93 f3a3 	rbit	r3, r3
 8003af4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003af6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003af8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003afc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003b04:	2320      	movs	r3, #32
 8003b06:	e004      	b.n	8003b12 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b0c:	fab3 f383 	clz	r3, r3
 8003b10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d106      	bne.n	8003b24 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2102      	movs	r1, #2
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff fa16 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2103      	movs	r1, #3
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7ff f9fa 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003b30:	4603      	mov	r3, r0
 8003b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10a      	bne.n	8003b50 <HAL_ADC_ConfigChannel+0x3a8>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2103      	movs	r1, #3
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff f9ef 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003b46:	4603      	mov	r3, r0
 8003b48:	0e9b      	lsrs	r3, r3, #26
 8003b4a:	f003 021f 	and.w	r2, r3, #31
 8003b4e:	e017      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x3d8>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2103      	movs	r1, #3
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff f9e4 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003b68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b6a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003b72:	2320      	movs	r3, #32
 8003b74:	e003      	b.n	8003b7e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003b76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b78:	fab3 f383 	clz	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d105      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x3f0>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	0e9b      	lsrs	r3, r3, #26
 8003b92:	f003 031f 	and.w	r3, r3, #31
 8003b96:	e011      	b.n	8003bbc <HAL_ADC_ConfigChannel+0x414>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ba8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	e003      	b.n	8003bbc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bb6:	fab3 f383 	clz	r3, r3
 8003bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d106      	bne.n	8003bce <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2103      	movs	r1, #3
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff f9c1 	bl	8002f50 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff fb32 	bl	800323c <LL_ADC_IsEnabled>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f040 8140 	bne.w	8003e60 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6818      	ldr	r0, [r3, #0]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	6819      	ldr	r1, [r3, #0]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	461a      	mov	r2, r3
 8003bee:	f7ff fa7d 	bl	80030ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	4a8f      	ldr	r2, [pc, #572]	@ (8003e34 <HAL_ADC_ConfigChannel+0x68c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	f040 8131 	bne.w	8003e60 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10b      	bne.n	8003c26 <HAL_ADC_ConfigChannel+0x47e>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	0e9b      	lsrs	r3, r3, #26
 8003c14:	3301      	adds	r3, #1
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	2b09      	cmp	r3, #9
 8003c1c:	bf94      	ite	ls
 8003c1e:	2301      	movls	r3, #1
 8003c20:	2300      	movhi	r3, #0
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	e019      	b.n	8003c5a <HAL_ADC_ConfigChannel+0x4b2>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003c34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c36:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003c38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003c3e:	2320      	movs	r3, #32
 8003c40:	e003      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003c42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c44:	fab3 f383 	clz	r3, r3
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	f003 031f 	and.w	r3, r3, #31
 8003c50:	2b09      	cmp	r3, #9
 8003c52:	bf94      	ite	ls
 8003c54:	2301      	movls	r3, #1
 8003c56:	2300      	movhi	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d079      	beq.n	8003d52 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d107      	bne.n	8003c7a <HAL_ADC_ConfigChannel+0x4d2>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	0e9b      	lsrs	r3, r3, #26
 8003c70:	3301      	adds	r3, #1
 8003c72:	069b      	lsls	r3, r3, #26
 8003c74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c78:	e015      	b.n	8003ca6 <HAL_ADC_ConfigChannel+0x4fe>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c82:	fa93 f3a3 	rbit	r3, r3
 8003c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003c88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c8a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003c8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003c92:	2320      	movs	r3, #32
 8003c94:	e003      	b.n	8003c9e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003c96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c98:	fab3 f383 	clz	r3, r3
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	069b      	lsls	r3, r3, #26
 8003ca2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d109      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x51e>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	0e9b      	lsrs	r3, r3, #26
 8003cb8:	3301      	adds	r3, #1
 8003cba:	f003 031f 	and.w	r3, r3, #31
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc4:	e017      	b.n	8003cf6 <HAL_ADC_ConfigChannel+0x54e>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cce:	fa93 f3a3 	rbit	r3, r3
 8003cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	e003      	b.n	8003cea <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ce4:	fab3 f383 	clz	r3, r3
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	3301      	adds	r3, #1
 8003cec:	f003 031f 	and.w	r3, r3, #31
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf6:	ea42 0103 	orr.w	r1, r2, r3
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10a      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x574>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	0e9b      	lsrs	r3, r3, #26
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	f003 021f 	and.w	r2, r3, #31
 8003d12:	4613      	mov	r3, r2
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	4413      	add	r3, r2
 8003d18:	051b      	lsls	r3, r3, #20
 8003d1a:	e018      	b.n	8003d4e <HAL_ADC_ConfigChannel+0x5a6>
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d24:	fa93 f3a3 	rbit	r3, r3
 8003d28:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003d34:	2320      	movs	r3, #32
 8003d36:	e003      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d3a:	fab3 f383 	clz	r3, r3
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	3301      	adds	r3, #1
 8003d42:	f003 021f 	and.w	r2, r3, #31
 8003d46:	4613      	mov	r3, r2
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	4413      	add	r3, r2
 8003d4c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d4e:	430b      	orrs	r3, r1
 8003d50:	e081      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d107      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x5c6>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	0e9b      	lsrs	r3, r3, #26
 8003d64:	3301      	adds	r3, #1
 8003d66:	069b      	lsls	r3, r3, #26
 8003d68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d6c:	e015      	b.n	8003d9a <HAL_ADC_ConfigChannel+0x5f2>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d76:	fa93 f3a3 	rbit	r3, r3
 8003d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003d86:	2320      	movs	r3, #32
 8003d88:	e003      	b.n	8003d92 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8c:	fab3 f383 	clz	r3, r3
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	3301      	adds	r3, #1
 8003d94:	069b      	lsls	r3, r3, #26
 8003d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d109      	bne.n	8003dba <HAL_ADC_ConfigChannel+0x612>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	0e9b      	lsrs	r3, r3, #26
 8003dac:	3301      	adds	r3, #1
 8003dae:	f003 031f 	and.w	r3, r3, #31
 8003db2:	2101      	movs	r1, #1
 8003db4:	fa01 f303 	lsl.w	r3, r1, r3
 8003db8:	e017      	b.n	8003dea <HAL_ADC_ConfigChannel+0x642>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc0:	6a3b      	ldr	r3, [r7, #32]
 8003dc2:	fa93 f3a3 	rbit	r3, r3
 8003dc6:	61fb      	str	r3, [r7, #28]
  return result;
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003dd2:	2320      	movs	r3, #32
 8003dd4:	e003      	b.n	8003dde <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd8:	fab3 f383 	clz	r3, r3
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	3301      	adds	r3, #1
 8003de0:	f003 031f 	and.w	r3, r3, #31
 8003de4:	2101      	movs	r1, #1
 8003de6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dea:	ea42 0103 	orr.w	r1, r2, r3
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10d      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x66e>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	0e9b      	lsrs	r3, r3, #26
 8003e00:	3301      	adds	r3, #1
 8003e02:	f003 021f 	and.w	r2, r3, #31
 8003e06:	4613      	mov	r3, r2
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	4413      	add	r3, r2
 8003e0c:	3b1e      	subs	r3, #30
 8003e0e:	051b      	lsls	r3, r3, #20
 8003e10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e14:	e01e      	b.n	8003e54 <HAL_ADC_ConfigChannel+0x6ac>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	fa93 f3a3 	rbit	r3, r3
 8003e22:	613b      	str	r3, [r7, #16]
  return result;
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d104      	bne.n	8003e38 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003e2e:	2320      	movs	r3, #32
 8003e30:	e006      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x698>
 8003e32:	bf00      	nop
 8003e34:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	fab3 f383 	clz	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	3301      	adds	r3, #1
 8003e42:	f003 021f 	and.w	r2, r3, #31
 8003e46:	4613      	mov	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3b1e      	subs	r3, #30
 8003e4e:	051b      	lsls	r3, r3, #20
 8003e50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e54:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	f7ff f91b 	bl	8003096 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b3f      	ldr	r3, [pc, #252]	@ (8003f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d071      	beq.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e6c:	483e      	ldr	r0, [pc, #248]	@ (8003f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8003e6e:	f7ff f827 	bl	8002ec0 <LL_ADC_GetCommonPathInternalCh>
 8003e72:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a3c      	ldr	r2, [pc, #240]	@ (8003f6c <HAL_ADC_ConfigChannel+0x7c4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_ADC_ConfigChannel+0x6e2>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a3a      	ldr	r2, [pc, #232]	@ (8003f70 <HAL_ADC_ConfigChannel+0x7c8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d127      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d121      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e9e:	d157      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ea4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	482f      	ldr	r0, [pc, #188]	@ (8003f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8003eac:	f7fe fff5 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eb0:	4b30      	ldr	r3, [pc, #192]	@ (8003f74 <HAL_ADC_ConfigChannel+0x7cc>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	4a30      	ldr	r2, [pc, #192]	@ (8003f78 <HAL_ADC_ConfigChannel+0x7d0>)
 8003eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003eca:	e002      	b.n	8003ed2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1f9      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ed8:	e03a      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a27      	ldr	r2, [pc, #156]	@ (8003f7c <HAL_ADC_ConfigChannel+0x7d4>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d113      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10d      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a22      	ldr	r2, [pc, #136]	@ (8003f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d02a      	beq.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003efe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f02:	4619      	mov	r1, r3
 8003f04:	4818      	ldr	r0, [pc, #96]	@ (8003f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8003f06:	f7fe ffc8 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f0a:	e021      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a1c      	ldr	r2, [pc, #112]	@ (8003f84 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d11c      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d116      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a16      	ldr	r2, [pc, #88]	@ (8003f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d011      	beq.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f34:	4619      	mov	r1, r3
 8003f36:	480c      	ldr	r0, [pc, #48]	@ (8003f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8003f38:	f7fe ffaf 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
 8003f3c:	e008      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f42:	f043 0220 	orr.w	r2, r3, #32
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f58:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	37d8      	adds	r7, #216	@ 0xd8
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	80080000 	.word	0x80080000
 8003f68:	50000300 	.word	0x50000300
 8003f6c:	c3210000 	.word	0xc3210000
 8003f70:	90c00010 	.word	0x90c00010
 8003f74:	2000000c 	.word	0x2000000c
 8003f78:	053e2d63 	.word	0x053e2d63
 8003f7c:	c7520000 	.word	0xc7520000
 8003f80:	50000100 	.word	0x50000100
 8003f84:	cb840000 	.word	0xcb840000

08003f88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7ff f94f 	bl	800323c <LL_ADC_IsEnabled>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d169      	bne.n	8004078 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689a      	ldr	r2, [r3, #8]
 8003faa:	4b36      	ldr	r3, [pc, #216]	@ (8004084 <ADC_Enable+0xfc>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00d      	beq.n	8003fce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb6:	f043 0210 	orr.w	r2, r3, #16
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc2:	f043 0201 	orr.w	r2, r3, #1
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e055      	b.n	800407a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff f90a 	bl	80031ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003fd8:	482b      	ldr	r0, [pc, #172]	@ (8004088 <ADC_Enable+0x100>)
 8003fda:	f7fe ff71 	bl	8002ec0 <LL_ADC_GetCommonPathInternalCh>
 8003fde:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003fe0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d013      	beq.n	8004010 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003fe8:	4b28      	ldr	r3, [pc, #160]	@ (800408c <ADC_Enable+0x104>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	4a28      	ldr	r2, [pc, #160]	@ (8004090 <ADC_Enable+0x108>)
 8003ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff4:	099b      	lsrs	r3, r3, #6
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004002:	e002      	b.n	800400a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	3b01      	subs	r3, #1
 8004008:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f9      	bne.n	8004004 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004010:	f7fe feb6 	bl	8002d80 <HAL_GetTick>
 8004014:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004016:	e028      	b.n	800406a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff f90d 	bl	800323c <LL_ADC_IsEnabled>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d104      	bne.n	8004032 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff f8dd 	bl	80031ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004032:	f7fe fea5 	bl	8002d80 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d914      	bls.n	800406a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d00d      	beq.n	800406a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004052:	f043 0210 	orr.w	r2, r3, #16
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405e:	f043 0201 	orr.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e007      	b.n	800407a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b01      	cmp	r3, #1
 8004076:	d1cf      	bne.n	8004018 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	8000003f 	.word	0x8000003f
 8004088:	50000300 	.word	0x50000300
 800408c:	2000000c 	.word	0x2000000c
 8004090:	053e2d63 	.word	0x053e2d63

08004094 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff f8de 	bl	8003262 <LL_ADC_IsDisableOngoing>
 80040a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff f8c5 	bl	800323c <LL_ADC_IsEnabled>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d047      	beq.n	8004148 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d144      	bne.n	8004148 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f003 030d 	and.w	r3, r3, #13
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d10c      	bne.n	80040e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff f89f 	bl	8003214 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2203      	movs	r2, #3
 80040dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040de:	f7fe fe4f 	bl	8002d80 <HAL_GetTick>
 80040e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040e4:	e029      	b.n	800413a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ea:	f043 0210 	orr.w	r2, r3, #16
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040f6:	f043 0201 	orr.w	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e023      	b.n	800414a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004102:	f7fe fe3d 	bl	8002d80 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d914      	bls.n	800413a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00d      	beq.n	800413a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	f043 0210 	orr.w	r2, r3, #16
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800412e:	f043 0201 	orr.w	r2, r3, #1
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e007      	b.n	800414a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1dc      	bne.n	8004102 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b084      	sub	sp, #16
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004164:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004168:	2b00      	cmp	r3, #0
 800416a:	d14b      	bne.n	8004204 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d021      	beq.n	80041ca <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fe ff44 	bl	8003018 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d032      	beq.n	80041fc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d12b      	bne.n	80041fc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d11f      	bne.n	80041fc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c0:	f043 0201 	orr.w	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041c8:	e018      	b.n	80041fc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d111      	bne.n	80041fc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f4:	f043 0201 	orr.w	r2, r3, #1
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f7ff fab5 	bl	800376c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004202:	e00e      	b.n	8004222 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	f003 0310 	and.w	r3, r3, #16
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7ff fabf 	bl	8003794 <HAL_ADC_ErrorCallback>
}
 8004216:	e004      	b.n	8004222 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	4798      	blx	r3
}
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b084      	sub	sp, #16
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004236:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f7ff faa1 	bl	8003780 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800423e:	bf00      	nop
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b084      	sub	sp, #16
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004252:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004258:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004264:	f043 0204 	orr.w	r2, r3, #4
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f7ff fa91 	bl	8003794 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004272:	bf00      	nop
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <LL_ADC_IsEnabled>:
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b01      	cmp	r3, #1
 800428c:	d101      	bne.n	8004292 <LL_ADC_IsEnabled+0x18>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <LL_ADC_IsEnabled+0x1a>
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <LL_ADC_StartCalibration>:
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80042b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80042bc:	4313      	orrs	r3, r2
 80042be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	609a      	str	r2, [r3, #8]
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <LL_ADC_IsCalibrationOnGoing>:
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042e6:	d101      	bne.n	80042ec <LL_ADC_IsCalibrationOnGoing+0x1a>
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <LL_ADC_IsCalibrationOnGoing+0x1c>
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <LL_ADC_REG_IsConversionOngoing>:
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b04      	cmp	r3, #4
 800430c:	d101      	bne.n	8004312 <LL_ADC_REG_IsConversionOngoing+0x18>
 800430e:	2301      	movs	r3, #1
 8004310:	e000      	b.n	8004314 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800432a:	2300      	movs	r3, #0
 800432c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_ADCEx_Calibration_Start+0x1c>
 8004338:	2302      	movs	r3, #2
 800433a:	e04d      	b.n	80043d8 <HAL_ADCEx_Calibration_Start+0xb8>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f7ff fea5 	bl	8004094 <ADC_Disable>
 800434a:	4603      	mov	r3, r0
 800434c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800434e:	7bfb      	ldrb	r3, [r7, #15]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d136      	bne.n	80043c2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800435c:	f023 0302 	bic.w	r3, r3, #2
 8004360:	f043 0202 	orr.w	r2, r3, #2
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6839      	ldr	r1, [r7, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff ff96 	bl	80042a0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004374:	e014      	b.n	80043a0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	3301      	adds	r3, #1
 800437a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	4a18      	ldr	r2, [pc, #96]	@ (80043e0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d90d      	bls.n	80043a0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004388:	f023 0312 	bic.w	r3, r3, #18
 800438c:	f043 0210 	orr.w	r2, r3, #16
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e01b      	b.n	80043d8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7ff ff94 	bl	80042d2 <LL_ADC_IsCalibrationOnGoing>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1e2      	bne.n	8004376 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b4:	f023 0303 	bic.w	r3, r3, #3
 80043b8:	f043 0201 	orr.w	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80043c0:	e005      	b.n	80043ce <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c6:	f043 0210 	orr.w	r2, r3, #16
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	0004de01 	.word	0x0004de01

080043e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80043e4:	b590      	push	{r4, r7, lr}
 80043e6:	b0a1      	sub	sp, #132	@ 0x84
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043ee:	2300      	movs	r3, #0
 80043f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80043fe:	2302      	movs	r3, #2
 8004400:	e08b      	b.n	800451a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800440a:	2300      	movs	r3, #0
 800440c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800440e:	2300      	movs	r3, #0
 8004410:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800441a:	d102      	bne.n	8004422 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800441c:	4b41      	ldr	r3, [pc, #260]	@ (8004524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	e001      	b.n	8004426 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10b      	bne.n	8004444 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004430:	f043 0220 	orr.w	r2, r3, #32
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e06a      	b.n	800451a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff ff57 	bl	80042fa <LL_ADC_REG_IsConversionOngoing>
 800444c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f7ff ff51 	bl	80042fa <LL_ADC_REG_IsConversionOngoing>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d14c      	bne.n	80044f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800445e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004460:	2b00      	cmp	r3, #0
 8004462:	d149      	bne.n	80044f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004464:	4b30      	ldr	r3, [pc, #192]	@ (8004528 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004466:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d028      	beq.n	80044c2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004470:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6859      	ldr	r1, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004482:	035b      	lsls	r3, r3, #13
 8004484:	430b      	orrs	r3, r1
 8004486:	431a      	orrs	r2, r3
 8004488:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800448a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800448c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004490:	f7ff fef3 	bl	800427a <LL_ADC_IsEnabled>
 8004494:	4604      	mov	r4, r0
 8004496:	4823      	ldr	r0, [pc, #140]	@ (8004524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004498:	f7ff feef 	bl	800427a <LL_ADC_IsEnabled>
 800449c:	4603      	mov	r3, r0
 800449e:	4323      	orrs	r3, r4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d133      	bne.n	800450c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80044a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80044ac:	f023 030f 	bic.w	r3, r3, #15
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	6811      	ldr	r1, [r2, #0]
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	6892      	ldr	r2, [r2, #8]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	431a      	orrs	r2, r3
 80044bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044be:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044c0:	e024      	b.n	800450c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80044c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044cc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044ce:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80044d2:	f7ff fed2 	bl	800427a <LL_ADC_IsEnabled>
 80044d6:	4604      	mov	r4, r0
 80044d8:	4812      	ldr	r0, [pc, #72]	@ (8004524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80044da:	f7ff fece 	bl	800427a <LL_ADC_IsEnabled>
 80044de:	4603      	mov	r3, r0
 80044e0:	4323      	orrs	r3, r4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d112      	bne.n	800450c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80044e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80044ee:	f023 030f 	bic.w	r3, r3, #15
 80044f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80044f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044f6:	e009      	b.n	800450c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fc:	f043 0220 	orr.w	r2, r3, #32
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800450a:	e000      	b.n	800450e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800450c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004516:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800451a:	4618      	mov	r0, r3
 800451c:	3784      	adds	r7, #132	@ 0x84
 800451e:	46bd      	mov	sp, r7
 8004520:	bd90      	pop	{r4, r7, pc}
 8004522:	bf00      	nop
 8004524:	50000100 	.word	0x50000100
 8004528:	50000300 	.word	0x50000300

0800452c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004534:	4b05      	ldr	r3, [pc, #20]	@ (800454c <LL_EXTI_EnableIT_0_31+0x20>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4904      	ldr	r1, [pc, #16]	@ (800454c <LL_EXTI_EnableIT_0_31+0x20>)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4313      	orrs	r3, r2
 800453e:	600b      	str	r3, [r1, #0]
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	40010400 	.word	0x40010400

08004550 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004558:	4b06      	ldr	r3, [pc, #24]	@ (8004574 <LL_EXTI_DisableIT_0_31+0x24>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	43db      	mvns	r3, r3
 8004560:	4904      	ldr	r1, [pc, #16]	@ (8004574 <LL_EXTI_DisableIT_0_31+0x24>)
 8004562:	4013      	ands	r3, r2
 8004564:	600b      	str	r3, [r1, #0]
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40010400 	.word	0x40010400

08004578 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004580:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	4904      	ldr	r1, [pc, #16]	@ (8004598 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4313      	orrs	r3, r2
 800458a:	604b      	str	r3, [r1, #4]

}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	40010400 	.word	0x40010400

0800459c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80045a4:	4b06      	ldr	r3, [pc, #24]	@ (80045c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	43db      	mvns	r3, r3
 80045ac:	4904      	ldr	r1, [pc, #16]	@ (80045c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80045ae:	4013      	ands	r3, r2
 80045b0:	604b      	str	r3, [r1, #4]
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40010400 	.word	0x40010400

080045c4 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80045cc:	4b05      	ldr	r3, [pc, #20]	@ (80045e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	4904      	ldr	r1, [pc, #16]	@ (80045e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	608b      	str	r3, [r1, #8]

}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	40010400 	.word	0x40010400

080045e8 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80045f0:	4b06      	ldr	r3, [pc, #24]	@ (800460c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	43db      	mvns	r3, r3
 80045f8:	4904      	ldr	r1, [pc, #16]	@ (800460c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	608b      	str	r3, [r1, #8]

}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	40010400 	.word	0x40010400

08004610 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004618:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800461a:	68da      	ldr	r2, [r3, #12]
 800461c:	4904      	ldr	r1, [pc, #16]	@ (8004630 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4313      	orrs	r3, r2
 8004622:	60cb      	str	r3, [r1, #12]
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	40010400 	.word	0x40010400

08004634 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800463c:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	43db      	mvns	r3, r3
 8004644:	4904      	ldr	r1, [pc, #16]	@ (8004658 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004646:	4013      	ands	r3, r2
 8004648:	60cb      	str	r3, [r1, #12]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	40010400 	.word	0x40010400

0800465c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004664:	4a04      	ldr	r2, [pc, #16]	@ (8004678 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6153      	str	r3, [r2, #20]
}
 800466a:	bf00      	nop
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40010400 	.word	0x40010400

0800467c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004688:	2300      	movs	r3, #0
 800468a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d102      	bne.n	8004698 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	77fb      	strb	r3, [r7, #31]
 8004696:	e0bc      	b.n	8004812 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046a6:	d102      	bne.n	80046ae <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	77fb      	strb	r3, [r7, #31]
 80046ac:	e0b1      	b.n	8004812 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	7f5b      	ldrb	r3, [r3, #29]
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d108      	bne.n	80046ca <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7fd fbc1 	bl	8001e4c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046d4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80046f0:	4313      	orrs	r3, r2
 80046f2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	4b48      	ldr	r3, [pc, #288]	@ (800481c <HAL_COMP_Init+0x1a0>)
 80046fc:	4013      	ands	r3, r2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6812      	ldr	r2, [r2, #0]
 8004702:	6979      	ldr	r1, [r7, #20]
 8004704:	430b      	orrs	r3, r1
 8004706:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d016      	beq.n	8004744 <HAL_COMP_Init+0xc8>
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d113      	bne.n	8004744 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800471c:	4b40      	ldr	r3, [pc, #256]	@ (8004820 <HAL_COMP_Init+0x1a4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	099b      	lsrs	r3, r3, #6
 8004722:	4a40      	ldr	r2, [pc, #256]	@ (8004824 <HAL_COMP_Init+0x1a8>)
 8004724:	fba2 2303 	umull	r2, r3, r2, r3
 8004728:	099b      	lsrs	r3, r3, #6
 800472a:	1c5a      	adds	r2, r3, #1
 800472c:	4613      	mov	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004736:	e002      	b.n	800473e <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	3b01      	subs	r3, #1
 800473c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1f9      	bne.n	8004738 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a37      	ldr	r2, [pc, #220]	@ (8004828 <HAL_COMP_Init+0x1ac>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d012      	beq.n	8004774 <HAL_COMP_Init+0xf8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a36      	ldr	r2, [pc, #216]	@ (800482c <HAL_COMP_Init+0x1b0>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d00a      	beq.n	800476e <HAL_COMP_Init+0xf2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a34      	ldr	r2, [pc, #208]	@ (8004830 <HAL_COMP_Init+0x1b4>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d102      	bne.n	8004768 <HAL_COMP_Init+0xec>
 8004762:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004766:	e007      	b.n	8004778 <HAL_COMP_Init+0xfc>
 8004768:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800476c:	e004      	b.n	8004778 <HAL_COMP_Init+0xfc>
 800476e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004772:	e001      	b.n	8004778 <HAL_COMP_Init+0xfc>
 8004774:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004778:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d037      	beq.n	80047f6 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004792:	6938      	ldr	r0, [r7, #16]
 8004794:	f7ff ff16 	bl	80045c4 <LL_EXTI_EnableRisingTrig_0_31>
 8004798:	e002      	b.n	80047a0 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800479a:	6938      	ldr	r0, [r7, #16]
 800479c:	f7ff ff24 	bl	80045e8 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	f003 0320 	and.w	r3, r3, #32
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80047ac:	6938      	ldr	r0, [r7, #16]
 80047ae:	f7ff ff2f 	bl	8004610 <LL_EXTI_EnableFallingTrig_0_31>
 80047b2:	e002      	b.n	80047ba <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80047b4:	6938      	ldr	r0, [r7, #16]
 80047b6:	f7ff ff3d 	bl	8004634 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 80047ba:	6938      	ldr	r0, [r7, #16]
 80047bc:	f7ff ff4e 	bl	800465c <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 80047cc:	6938      	ldr	r0, [r7, #16]
 80047ce:	f7ff fed3 	bl	8004578 <LL_EXTI_EnableEvent_0_31>
 80047d2:	e002      	b.n	80047da <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 80047d4:	6938      	ldr	r0, [r7, #16]
 80047d6:	f7ff fee1 	bl	800459c <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 80047e6:	6938      	ldr	r0, [r7, #16]
 80047e8:	f7ff fea0 	bl	800452c <LL_EXTI_EnableIT_0_31>
 80047ec:	e009      	b.n	8004802 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 80047ee:	6938      	ldr	r0, [r7, #16]
 80047f0:	f7ff feae 	bl	8004550 <LL_EXTI_DisableIT_0_31>
 80047f4:	e005      	b.n	8004802 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80047f6:	6938      	ldr	r0, [r7, #16]
 80047f8:	f7ff fed0 	bl	800459c <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80047fc:	6938      	ldr	r0, [r7, #16]
 80047fe:	f7ff fea7 	bl	8004550 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	7f5b      	ldrb	r3, [r3, #29]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d102      	bne.n	8004812 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004812:	7ffb      	ldrb	r3, [r7, #31]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3720      	adds	r7, #32
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	ff007e0f 	.word	0xff007e0f
 8004820:	2000000c 	.word	0x2000000c
 8004824:	053e2d63 	.word	0x053e2d63
 8004828:	40010200 	.word	0x40010200
 800482c:	40010204 	.word	0x40010204
 8004830:	40010208 	.word	0x40010208

08004834 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 800483c:	2300      	movs	r3, #0
 800483e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004840:	2300      	movs	r3, #0
 8004842:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d102      	bne.n	8004850 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
 800484e:	e02e      	b.n	80048ae <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800485a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800485e:	d102      	bne.n	8004866 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	73fb      	strb	r3, [r7, #15]
 8004864:	e023      	b.n	80048ae <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	7f5b      	ldrb	r3, [r3, #29]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	d11c      	bne.n	80048aa <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8004886:	4b0d      	ldr	r3, [pc, #52]	@ (80048bc <HAL_COMP_Start+0x88>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a0d      	ldr	r2, [pc, #52]	@ (80048c0 <HAL_COMP_Start+0x8c>)
 800488c:	fba2 2303 	umull	r2, r3, r2, r3
 8004890:	0cda      	lsrs	r2, r3, #19
 8004892:	4613      	mov	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800489a:	e002      	b.n	80048a2 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	3b01      	subs	r3, #1
 80048a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1f9      	bne.n	800489c <HAL_COMP_Start+0x68>
 80048a8:	e001      	b.n	80048ae <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	2000000c 	.word	0x2000000c
 80048c0:	431bde83 	.word	0x431bde83

080048c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048e0:	4013      	ands	r3, r2
 80048e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048f6:	4a04      	ldr	r2, [pc, #16]	@ (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	60d3      	str	r3, [r2, #12]
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	e000ed00 	.word	0xe000ed00

0800490c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004910:	4b04      	ldr	r3, [pc, #16]	@ (8004924 <__NVIC_GetPriorityGrouping+0x18>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	0a1b      	lsrs	r3, r3, #8
 8004916:	f003 0307 	and.w	r3, r3, #7
}
 800491a:	4618      	mov	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	e000ed00 	.word	0xe000ed00

08004928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	2b00      	cmp	r3, #0
 8004938:	db0b      	blt.n	8004952 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	f003 021f 	and.w	r2, r3, #31
 8004940:	4907      	ldr	r1, [pc, #28]	@ (8004960 <__NVIC_EnableIRQ+0x38>)
 8004942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	2001      	movs	r0, #1
 800494a:	fa00 f202 	lsl.w	r2, r0, r2
 800494e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	e000e100 	.word	0xe000e100

08004964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	4603      	mov	r3, r0
 800496c:	6039      	str	r1, [r7, #0]
 800496e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004974:	2b00      	cmp	r3, #0
 8004976:	db0a      	blt.n	800498e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	b2da      	uxtb	r2, r3
 800497c:	490c      	ldr	r1, [pc, #48]	@ (80049b0 <__NVIC_SetPriority+0x4c>)
 800497e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004982:	0112      	lsls	r2, r2, #4
 8004984:	b2d2      	uxtb	r2, r2
 8004986:	440b      	add	r3, r1
 8004988:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800498c:	e00a      	b.n	80049a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	b2da      	uxtb	r2, r3
 8004992:	4908      	ldr	r1, [pc, #32]	@ (80049b4 <__NVIC_SetPriority+0x50>)
 8004994:	79fb      	ldrb	r3, [r7, #7]
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	3b04      	subs	r3, #4
 800499c:	0112      	lsls	r2, r2, #4
 800499e:	b2d2      	uxtb	r2, r2
 80049a0:	440b      	add	r3, r1
 80049a2:	761a      	strb	r2, [r3, #24]
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr
 80049b0:	e000e100 	.word	0xe000e100
 80049b4:	e000ed00 	.word	0xe000ed00

080049b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b089      	sub	sp, #36	@ 0x24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	f1c3 0307 	rsb	r3, r3, #7
 80049d2:	2b04      	cmp	r3, #4
 80049d4:	bf28      	it	cs
 80049d6:	2304      	movcs	r3, #4
 80049d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	3304      	adds	r3, #4
 80049de:	2b06      	cmp	r3, #6
 80049e0:	d902      	bls.n	80049e8 <NVIC_EncodePriority+0x30>
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	3b03      	subs	r3, #3
 80049e6:	e000      	b.n	80049ea <NVIC_EncodePriority+0x32>
 80049e8:	2300      	movs	r3, #0
 80049ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049ec:	f04f 32ff 	mov.w	r2, #4294967295
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	43da      	mvns	r2, r3
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	401a      	ands	r2, r3
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a00:	f04f 31ff 	mov.w	r1, #4294967295
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0a:	43d9      	mvns	r1, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a10:	4313      	orrs	r3, r2
         );
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3724      	adds	r7, #36	@ 0x24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
	...

08004a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a30:	d301      	bcc.n	8004a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a32:	2301      	movs	r3, #1
 8004a34:	e00f      	b.n	8004a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a36:	4a0a      	ldr	r2, [pc, #40]	@ (8004a60 <SysTick_Config+0x40>)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a3e:	210f      	movs	r1, #15
 8004a40:	f04f 30ff 	mov.w	r0, #4294967295
 8004a44:	f7ff ff8e 	bl	8004964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a48:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <SysTick_Config+0x40>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a4e:	4b04      	ldr	r3, [pc, #16]	@ (8004a60 <SysTick_Config+0x40>)
 8004a50:	2207      	movs	r2, #7
 8004a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	e000e010 	.word	0xe000e010

08004a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f7ff ff29 	bl	80048c4 <__NVIC_SetPriorityGrouping>
}
 8004a72:	bf00      	nop
 8004a74:	3708      	adds	r7, #8
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b086      	sub	sp, #24
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	4603      	mov	r3, r0
 8004a82:	60b9      	str	r1, [r7, #8]
 8004a84:	607a      	str	r2, [r7, #4]
 8004a86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a88:	f7ff ff40 	bl	800490c <__NVIC_GetPriorityGrouping>
 8004a8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	6978      	ldr	r0, [r7, #20]
 8004a94:	f7ff ff90 	bl	80049b8 <NVIC_EncodePriority>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a9e:	4611      	mov	r1, r2
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff ff5f 	bl	8004964 <__NVIC_SetPriority>
}
 8004aa6:	bf00      	nop
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b082      	sub	sp, #8
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7ff ff33 	bl	8004928 <__NVIC_EnableIRQ>
}
 8004ac2:	bf00      	nop
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b082      	sub	sp, #8
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f7ff ffa4 	bl	8004a20 <SysTick_Config>
 8004ad8:	4603      	mov	r3, r0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
	...

08004ae4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e054      	b.n	8004ba0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	7f5b      	ldrb	r3, [r3, #29]
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d105      	bne.n	8004b0c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fd fa14 	bl	8001f34 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	791b      	ldrb	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10c      	bne.n	8004b34 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a22      	ldr	r2, [pc, #136]	@ (8004ba8 <HAL_CRC_Init+0xc4>)
 8004b20:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0218 	bic.w	r2, r2, #24
 8004b30:	609a      	str	r2, [r3, #8]
 8004b32:	e00c      	b.n	8004b4e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6899      	ldr	r1, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 f834 	bl	8004bac <HAL_CRCEx_Polynomial_Set>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e028      	b.n	8004ba0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	795b      	ldrb	r3, [r3, #5]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d105      	bne.n	8004b62 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b5e:	611a      	str	r2, [r3, #16]
 8004b60:	e004      	b.n	8004b6c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	6912      	ldr	r2, [r2, #16]
 8004b6a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695a      	ldr	r2, [r3, #20]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699a      	ldr	r2, [r3, #24]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3708      	adds	r7, #8
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	04c11db7 	.word	0x04c11db7

08004bac <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004bbc:	231f      	movs	r3, #31
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d102      	bne.n	8004bd0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	75fb      	strb	r3, [r7, #23]
 8004bce:	e063      	b.n	8004c98 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004bd0:	bf00      	nop
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1e5a      	subs	r2, r3, #1
 8004bd6:	613a      	str	r2, [r7, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d009      	beq.n	8004bf0 <HAL_CRCEx_Polynomial_Set+0x44>
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f003 031f 	and.w	r3, r3, #31
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	fa22 f303 	lsr.w	r3, r2, r3
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0f0      	beq.n	8004bd2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b18      	cmp	r3, #24
 8004bf4:	d846      	bhi.n	8004c84 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bfc <HAL_CRCEx_Polynomial_Set+0x50>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c8b 	.word	0x08004c8b
 8004c00:	08004c85 	.word	0x08004c85
 8004c04:	08004c85 	.word	0x08004c85
 8004c08:	08004c85 	.word	0x08004c85
 8004c0c:	08004c85 	.word	0x08004c85
 8004c10:	08004c85 	.word	0x08004c85
 8004c14:	08004c85 	.word	0x08004c85
 8004c18:	08004c85 	.word	0x08004c85
 8004c1c:	08004c79 	.word	0x08004c79
 8004c20:	08004c85 	.word	0x08004c85
 8004c24:	08004c85 	.word	0x08004c85
 8004c28:	08004c85 	.word	0x08004c85
 8004c2c:	08004c85 	.word	0x08004c85
 8004c30:	08004c85 	.word	0x08004c85
 8004c34:	08004c85 	.word	0x08004c85
 8004c38:	08004c85 	.word	0x08004c85
 8004c3c:	08004c6d 	.word	0x08004c6d
 8004c40:	08004c85 	.word	0x08004c85
 8004c44:	08004c85 	.word	0x08004c85
 8004c48:	08004c85 	.word	0x08004c85
 8004c4c:	08004c85 	.word	0x08004c85
 8004c50:	08004c85 	.word	0x08004c85
 8004c54:	08004c85 	.word	0x08004c85
 8004c58:	08004c85 	.word	0x08004c85
 8004c5c:	08004c61 	.word	0x08004c61
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	2b06      	cmp	r3, #6
 8004c64:	d913      	bls.n	8004c8e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004c6a:	e010      	b.n	8004c8e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	2b07      	cmp	r3, #7
 8004c70:	d90f      	bls.n	8004c92 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004c76:	e00c      	b.n	8004c92 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	2b0f      	cmp	r3, #15
 8004c7c:	d90b      	bls.n	8004c96 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004c82:	e008      	b.n	8004c96 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	75fb      	strb	r3, [r7, #23]
        break;
 8004c88:	e006      	b.n	8004c98 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004c8a:	bf00      	nop
 8004c8c:	e004      	b.n	8004c98 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004c8e:	bf00      	nop
 8004c90:	e002      	b.n	8004c98 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004c92:	bf00      	nop
 8004c94:	e000      	b.n	8004c98 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004c96:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8004c98:	7dfb      	ldrb	r3, [r7, #23]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10d      	bne.n	8004cba <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f023 0118 	bic.w	r1, r3, #24
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e014      	b.n	8004d04 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	791b      	ldrb	r3, [r3, #4]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d105      	bne.n	8004cf0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fd f942 	bl	8001f74 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e056      	b.n	8004dce <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	795b      	ldrb	r3, [r3, #5]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_DAC_Start+0x20>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	e050      	b.n	8004dce <HAL_DAC_Start+0xc2>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	f003 0310 	and.w	r3, r3, #16
 8004d44:	2201      	movs	r2, #1
 8004d46:	409a      	lsls	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d50:	4b22      	ldr	r3, [pc, #136]	@ (8004ddc <HAL_DAC_Start+0xd0>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	099b      	lsrs	r3, r3, #6
 8004d56:	4a22      	ldr	r2, [pc, #136]	@ (8004de0 <HAL_DAC_Start+0xd4>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	099b      	lsrs	r3, r3, #6
 8004d5e:	3301      	adds	r3, #1
 8004d60:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004d62:	e002      	b.n	8004d6a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f9      	bne.n	8004d64 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10f      	bne.n	8004d96 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d11d      	bne.n	8004dc0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	605a      	str	r2, [r3, #4]
 8004d94:	e014      	b.n	8004dc0 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	f003 0310 	and.w	r3, r3, #16
 8004da6:	2102      	movs	r1, #2
 8004da8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d107      	bne.n	8004dc0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0202 	orr.w	r2, r2, #2
 8004dbe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3714      	adds	r7, #20
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	2000000c 	.word	0x2000000c
 8004de0:	053e2d63 	.word	0x053e2d63

08004de4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e018      	b.n	8004e32 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d105      	bne.n	8004e1e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4413      	add	r3, r2
 8004e18:	3308      	adds	r3, #8
 8004e1a:	617b      	str	r3, [r7, #20]
 8004e1c:	e004      	b.n	8004e28 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4413      	add	r3, r2
 8004e24:	3314      	adds	r3, #20
 8004e26:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
	...

08004e40 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08a      	sub	sp, #40	@ 0x28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_DAC_ConfigChannel+0x1c>
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e1a1      	b.n	80051a4 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	795b      	ldrb	r3, [r3, #5]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d101      	bne.n	8004e72 <HAL_DAC_ConfigChannel+0x32>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e198      	b.n	80051a4 <HAL_DAC_ConfigChannel+0x364>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2201      	movs	r2, #1
 8004e76:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d17a      	bne.n	8004f7c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004e86:	f7fd ff7b 	bl	8002d80 <HAL_GetTick>
 8004e8a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d13d      	bne.n	8004f0e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e92:	e018      	b.n	8004ec6 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e94:	f7fd ff74 	bl	8002d80 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d911      	bls.n	8004ec6 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00a      	beq.n	8004ec6 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	f043 0208 	orr.w	r2, r3, #8
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e16e      	b.n	80051a4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1df      	bne.n	8004e94 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004edc:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ede:	e020      	b.n	8004f22 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ee0:	f7fd ff4e 	bl	8002d80 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d90f      	bls.n	8004f0e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	da0a      	bge.n	8004f0e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	f043 0208 	orr.w	r2, r3, #8
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2203      	movs	r2, #3
 8004f08:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e14a      	b.n	80051a4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	dbe3      	blt.n	8004ee0 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f20:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f003 0310 	and.w	r3, r3, #16
 8004f2e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004f32:	fa01 f303 	lsl.w	r3, r1, r3
 8004f36:	43db      	mvns	r3, r3
 8004f38:	ea02 0103 	and.w	r1, r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f003 0310 	and.w	r3, r3, #16
 8004f46:	409a      	lsls	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	21ff      	movs	r1, #255	@ 0xff
 8004f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f62:	43db      	mvns	r3, r3
 8004f64:	ea02 0103 	and.w	r1, r2, r3
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f003 0310 	and.w	r3, r3, #16
 8004f72:	409a      	lsls	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d11d      	bne.n	8004fc0 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f003 0310 	and.w	r3, r3, #16
 8004f92:	221f      	movs	r2, #31
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	43db      	mvns	r3, r3
 8004f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f003 0310 	and.w	r3, r3, #16
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	2207      	movs	r2, #7
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	43db      	mvns	r3, r3
 8004fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fd8:	4013      	ands	r3, r2
 8004fda:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d102      	bne.n	8004fea <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	623b      	str	r3, [r7, #32]
 8004fe8:	e00f      	b.n	800500a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d102      	bne.n	8004ff8 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	623b      	str	r3, [r7, #32]
 8004ff6:	e008      	b.n	800500a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d102      	bne.n	8005006 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005000:	2301      	movs	r3, #1
 8005002:	623b      	str	r3, [r7, #32]
 8005004:	e001      	b.n	800500a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005006:	2300      	movs	r3, #0
 8005008:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	4313      	orrs	r3, r2
 8005014:	6a3a      	ldr	r2, [r7, #32]
 8005016:	4313      	orrs	r3, r2
 8005018:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f003 0310 	and.w	r3, r3, #16
 8005020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005024:	fa02 f303 	lsl.w	r3, r2, r3
 8005028:	43db      	mvns	r3, r3
 800502a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502c:	4013      	ands	r3, r2
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	791b      	ldrb	r3, [r3, #4]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d102      	bne.n	800503e <HAL_DAC_ConfigChannel+0x1fe>
 8005038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800503c:	e000      	b.n	8005040 <HAL_DAC_ConfigChannel+0x200>
 800503e:	2300      	movs	r3, #0
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	4313      	orrs	r3, r2
 8005044:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005058:	4013      	ands	r3, r2
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	795b      	ldrb	r3, [r3, #5]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d102      	bne.n	800506a <HAL_DAC_ConfigChannel+0x22a>
 8005064:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005068:	e000      	b.n	800506c <HAL_DAC_ConfigChannel+0x22c>
 800506a:	2300      	movs	r3, #0
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	4313      	orrs	r3, r2
 8005070:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2b02      	cmp	r3, #2
 8005080:	d114      	bne.n	80050ac <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005082:	f004 fdb9 	bl	8009bf8 <HAL_RCC_GetHCLKFreq>
 8005086:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	4a48      	ldr	r2, [pc, #288]	@ (80051ac <HAL_DAC_ConfigChannel+0x36c>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d904      	bls.n	800509a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005096:	627b      	str	r3, [r7, #36]	@ 0x24
 8005098:	e00f      	b.n	80050ba <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	4a44      	ldr	r2, [pc, #272]	@ (80051b0 <HAL_DAC_ConfigChannel+0x370>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d90a      	bls.n	80050b8 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80050a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050aa:	e006      	b.n	80050ba <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b2:	4313      	orrs	r3, r2
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80050b6:	e000      	b.n	80050ba <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80050b8:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c8:	4313      	orrs	r3, r2
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f003 0310 	and.w	r3, r3, #16
 80050e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80050e4:	fa02 f303 	lsl.w	r3, r2, r3
 80050e8:	43da      	mvns	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	400a      	ands	r2, r1
 80050f0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	43db      	mvns	r3, r3
 800510a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510c:	4013      	ands	r3, r2
 800510e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	fa02 f303 	lsl.w	r3, r2, r3
 8005122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005124:	4313      	orrs	r3, r2
 8005126:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800512e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6819      	ldr	r1, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f003 0310 	and.w	r3, r3, #16
 800513c:	22c0      	movs	r2, #192	@ 0xc0
 800513e:	fa02 f303 	lsl.w	r3, r2, r3
 8005142:	43da      	mvns	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	400a      	ands	r2, r1
 800514a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	089b      	lsrs	r3, r3, #2
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	089b      	lsrs	r3, r3, #2
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f003 0310 	and.w	r3, r3, #16
 8005176:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800517a:	fa01 f303 	lsl.w	r3, r1, r3
 800517e:	43db      	mvns	r3, r3
 8005180:	ea02 0103 	and.w	r1, r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f003 0310 	and.w	r3, r3, #16
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	409a      	lsls	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	430a      	orrs	r2, r1
 8005194:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80051a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3728      	adds	r7, #40	@ 0x28
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	09896800 	.word	0x09896800
 80051b0:	04c4b400 	.word	0x04c4b400

080051b4 <HAL_DACEx_SelfCalibrate>:
  * @retval Updates DAC_TrimmingValue. , DAC_UserTrimming set to DAC_UserTrimming
  * @retval HAL status
  * @note   Calibration runs about 7 ms.
  */
HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08a      	sub	sp, #40	@ 0x28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Check the DAC handle allocation */
  /* Check if DAC running */
  if ((hdac == NULL) || (sConfig == NULL))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <HAL_DACEx_SelfCalibrate+0x1e>
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <HAL_DACEx_SelfCalibrate+0x26>
  {
    status = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80051d8:	e111      	b.n	80053fe <HAL_DACEx_SelfCalibrate+0x24a>
  }
  else if (hdac->State == HAL_DAC_STATE_BUSY)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	791b      	ldrb	r3, [r3, #4]
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d103      	bne.n	80051ec <HAL_DACEx_SelfCalibrate+0x38>
  {
    status = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80051ea:	e108      	b.n	80053fe <HAL_DACEx_SelfCalibrate+0x24a>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdac);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	795b      	ldrb	r3, [r3, #5]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <HAL_DACEx_SelfCalibrate+0x44>
 80051f4:	2302      	movs	r3, #2
 80051f6:	e104      	b.n	8005402 <HAL_DACEx_SelfCalibrate+0x24e>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2201      	movs	r2, #1
 80051fc:	715a      	strb	r2, [r3, #5]

    /* Store configuration */
    oldmodeconfiguration = (hdac->Instance->MCR & (DAC_MCR_MODE1 << (Channel & 0x10UL)));
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f003 0310 	and.w	r3, r3, #16
 800520a:	2107      	movs	r1, #7
 800520c:	fa01 f303 	lsl.w	r3, r1, r3
 8005210:	4013      	ands	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]

    /* Disable the selected DAC channel */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL)));
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2201      	movs	r2, #1
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43da      	mvns	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	400a      	ands	r2, r1
 800522e:	601a      	str	r2, [r3, #0]
    /* Wait for ready bit to be de-asserted */
    HAL_Delay(1);
 8005230:	2001      	movs	r0, #1
 8005232:	f7fd fdb1 	bl	8002d98 <HAL_Delay>

    /* Set mode in MCR  for calibration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), 0U);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2207      	movs	r2, #7
 8005244:	fa02 f303 	lsl.w	r3, r2, r3
 8005248:	43da      	mvns	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	400a      	ands	r2, r1
 8005250:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable the selected DAC channel calibration */
    /* i.e. set DAC_CR_CENx bit */
    SET_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6819      	ldr	r1, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f003 0310 	and.w	r3, r3, #16
 800525e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005262:	409a      	lsls	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]

    /* Init trimming counter */
    /* Medium value */
    trimmingvalue = 0x10UL;
 800526c:	2310      	movs	r3, #16
 800526e:	623b      	str	r3, [r7, #32]
    delta = 0x08UL;
 8005270:	2308      	movs	r3, #8
 8005272:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 8005274:	e047      	b.n	8005306 <HAL_DACEx_SelfCalibrate+0x152>
    {
      /* Set candidate trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f003 0310 	and.w	r3, r3, #16
 8005282:	211f      	movs	r1, #31
 8005284:	fa01 f303 	lsl.w	r3, r1, r3
 8005288:	43db      	mvns	r3, r3
 800528a:	ea02 0103 	and.w	r1, r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f003 0310 	and.w	r3, r3, #16
 8005294:	6a3a      	ldr	r2, [r7, #32]
 8005296:	409a      	lsls	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Wait minimum time needed between two calibration steps (OTRIM) */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
      /*       32 bits register capacity and handle low frequency. */
      wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052a0:	4b5a      	ldr	r3, [pc, #360]	@ (800540c <HAL_DACEx_SelfCalibrate+0x258>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	099b      	lsrs	r3, r3, #6
 80052a6:	4a5a      	ldr	r2, [pc, #360]	@ (8005410 <HAL_DACEx_SelfCalibrate+0x25c>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	099b      	lsrs	r3, r3, #6
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	4613      	mov	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 80052b8:	e002      	b.n	80052c0 <HAL_DACEx_SelfCalibrate+0x10c>
      {
        wait_loop_index--;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	3b01      	subs	r3, #1
 80052be:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f9      	bne.n	80052ba <HAL_DACEx_SelfCalibrate+0x106>
      }

      if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL)))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80052d6:	fa01 f303 	lsl.w	r3, r1, r3
 80052da:	401a      	ands	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80052e6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d104      	bne.n	80052f8 <HAL_DACEx_SelfCalibrate+0x144>
      {
        /* DAC_SR_CAL_FLAGx is HIGH try higher trimming */
        trimmingvalue -= delta;
 80052ee:	6a3a      	ldr	r2, [r7, #32]
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	623b      	str	r3, [r7, #32]
 80052f6:	e003      	b.n	8005300 <HAL_DACEx_SelfCalibrate+0x14c>
      }
      else
      {
        /* DAC_SR_CAL_FLAGx is LOW try lower trimming */
        trimmingvalue += delta;
 80052f8:	6a3a      	ldr	r2, [r7, #32]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	4413      	add	r3, r2
 80052fe:	623b      	str	r3, [r7, #32]
      }
      delta >>= 1UL;
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	085b      	lsrs	r3, r3, #1
 8005304:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1b4      	bne.n	8005276 <HAL_DACEx_SelfCalibrate+0xc2>
    }

    /* Still need to check if right calibration is current value or one step below */
    /* Indeed the first value that causes the DAC_SR_CAL_FLAGx bit to change from 0 to 1  */
    /* Set candidate trimming */
    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	211f      	movs	r1, #31
 800531a:	fa01 f303 	lsl.w	r3, r1, r3
 800531e:	43db      	mvns	r3, r3
 8005320:	ea02 0103 	and.w	r1, r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f003 0310 	and.w	r3, r3, #16
 800532a:	6a3a      	ldr	r2, [r7, #32]
 800532c:	409a      	lsls	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	430a      	orrs	r2, r1
 8005334:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Wait minimum time needed between two calibration steps (OTRIM) */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
    /*       32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005336:	4b35      	ldr	r3, [pc, #212]	@ (800540c <HAL_DACEx_SelfCalibrate+0x258>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	099b      	lsrs	r3, r3, #6
 800533c:	4a34      	ldr	r2, [pc, #208]	@ (8005410 <HAL_DACEx_SelfCalibrate+0x25c>)
 800533e:	fba2 2303 	umull	r2, r3, r2, r3
 8005342:	099b      	lsrs	r3, r3, #6
 8005344:	1c5a      	adds	r2, r3, #1
 8005346:	4613      	mov	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4413      	add	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 800534e:	e002      	b.n	8005356 <HAL_DACEx_SelfCalibrate+0x1a2>
    {
      wait_loop_index--;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	3b01      	subs	r3, #1
 8005354:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f9      	bne.n	8005350 <HAL_DACEx_SelfCalibrate+0x19c>
    }

    if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == 0UL)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800536c:	fa01 f303 	lsl.w	r3, r1, r3
 8005370:	4013      	ands	r3, r2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d11a      	bne.n	80053ac <HAL_DACEx_SelfCalibrate+0x1f8>
    {
      /* Check trimming value below maximum */
      if (trimmingvalue < 0x1FU)
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	2b1e      	cmp	r3, #30
 800537a:	d802      	bhi.n	8005382 <HAL_DACEx_SelfCalibrate+0x1ce>
      {
        /* Trimming is actually one value more */
        trimmingvalue++;
 800537c:	6a3b      	ldr	r3, [r7, #32]
 800537e:	3301      	adds	r3, #1
 8005380:	623b      	str	r3, [r7, #32]
      }
      /* Set right trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	211f      	movs	r1, #31
 8005390:	fa01 f303 	lsl.w	r3, r1, r3
 8005394:	43db      	mvns	r3, r3
 8005396:	ea02 0103 	and.w	r1, r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f003 0310 	and.w	r3, r3, #16
 80053a0:	6a3a      	ldr	r2, [r7, #32]
 80053a2:	409a      	lsls	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Disable the selected DAC channel calibration */
    /* i.e. clear DAC_CR_CENx bit */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6819      	ldr	r1, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f003 0310 	and.w	r3, r3, #16
 80053b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	43da      	mvns	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	400a      	ands	r2, r1
 80053c8:	601a      	str	r2, [r3, #0]

    sConfig->DAC_TrimmingValue = trimmingvalue;
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6a3a      	ldr	r2, [r7, #32]
 80053ce:	621a      	str	r2, [r3, #32]
    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2201      	movs	r2, #1
 80053d4:	61da      	str	r2, [r3, #28]

    /* Restore configuration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), oldmodeconfiguration);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2107      	movs	r1, #7
 80053e4:	fa01 f303 	lsl.w	r3, r1, r3
 80053e8:	43db      	mvns	r3, r3
 80053ea:	ea02 0103 	and.w	r1, r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process unlocked */
    __HAL_UNLOCK(hdac);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	715a      	strb	r2, [r3, #5]
  }

  return status;
 80053fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005402:	4618      	mov	r0, r3
 8005404:	3728      	adds	r7, #40	@ 0x28
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	2000000c 	.word	0x2000000c
 8005410:	053e2d63 	.word	0x053e2d63

08005414 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e08d      	b.n	8005542 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	4b47      	ldr	r3, [pc, #284]	@ (800554c <HAL_DMA_Init+0x138>)
 800542e:	429a      	cmp	r2, r3
 8005430:	d80f      	bhi.n	8005452 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	461a      	mov	r2, r3
 8005438:	4b45      	ldr	r3, [pc, #276]	@ (8005550 <HAL_DMA_Init+0x13c>)
 800543a:	4413      	add	r3, r2
 800543c:	4a45      	ldr	r2, [pc, #276]	@ (8005554 <HAL_DMA_Init+0x140>)
 800543e:	fba2 2303 	umull	r2, r3, r2, r3
 8005442:	091b      	lsrs	r3, r3, #4
 8005444:	009a      	lsls	r2, r3, #2
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a42      	ldr	r2, [pc, #264]	@ (8005558 <HAL_DMA_Init+0x144>)
 800544e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005450:	e00e      	b.n	8005470 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	4b40      	ldr	r3, [pc, #256]	@ (800555c <HAL_DMA_Init+0x148>)
 800545a:	4413      	add	r3, r2
 800545c:	4a3d      	ldr	r2, [pc, #244]	@ (8005554 <HAL_DMA_Init+0x140>)
 800545e:	fba2 2303 	umull	r2, r3, r2, r3
 8005462:	091b      	lsrs	r3, r3, #4
 8005464:	009a      	lsls	r2, r3, #2
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a3c      	ldr	r2, [pc, #240]	@ (8005560 <HAL_DMA_Init+0x14c>)
 800546e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800548a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005494:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fa1e 	bl	8005904 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054d0:	d102      	bne.n	80054d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054e0:	b2d2      	uxtb	r2, r2
 80054e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80054ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d010      	beq.n	8005518 <HAL_DMA_Init+0x104>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d80c      	bhi.n	8005518 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fa3e 	bl	8005980 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005514:	605a      	str	r2, [r3, #4]
 8005516:	e008      	b.n	800552a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40020407 	.word	0x40020407
 8005550:	bffdfff8 	.word	0xbffdfff8
 8005554:	cccccccd 	.word	0xcccccccd
 8005558:	40020000 	.word	0x40020000
 800555c:	bffdfbf8 	.word	0xbffdfbf8
 8005560:	40020400 	.word	0x40020400

08005564 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
 8005570:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_DMA_Start_IT+0x20>
 8005580:	2302      	movs	r3, #2
 8005582:	e066      	b.n	8005652 <HAL_DMA_Start_IT+0xee>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b01      	cmp	r3, #1
 8005596:	d155      	bne.n	8005644 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 0201 	bic.w	r2, r2, #1
 80055b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	68b9      	ldr	r1, [r7, #8]
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 f962 	bl	8005886 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d008      	beq.n	80055dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f042 020e 	orr.w	r2, r2, #14
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	e00f      	b.n	80055fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 0204 	bic.w	r2, r2, #4
 80055ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 020a 	orr.w	r2, r2, #10
 80055fa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005614:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005618:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800561e:	2b00      	cmp	r3, #0
 8005620:	d007      	beq.n	8005632 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800562c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005630:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0201 	orr.w	r2, r2, #1
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	e005      	b.n	8005650 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800564c:	2302      	movs	r3, #2
 800564e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005650:	7dfb      	ldrb	r3, [r7, #23]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3718      	adds	r7, #24
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d00d      	beq.n	800568e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2204      	movs	r2, #4
 8005676:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	73fb      	strb	r3, [r7, #15]
 800568c:	e047      	b.n	800571e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 020e 	bic.w	r2, r2, #14
 800569c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0201 	bic.w	r2, r2, #1
 80056ac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	f003 021f 	and.w	r2, r3, #31
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ca:	2101      	movs	r1, #1
 80056cc:	fa01 f202 	lsl.w	r2, r1, r2
 80056d0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056da:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00c      	beq.n	80056fe <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056fc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	4798      	blx	r3
    }
  }
  return status;
 800571e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005744:	f003 031f 	and.w	r3, r3, #31
 8005748:	2204      	movs	r2, #4
 800574a:	409a      	lsls	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d026      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x7a>
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	f003 0304 	and.w	r3, r3, #4
 800575a:	2b00      	cmp	r3, #0
 800575c:	d021      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0320 	and.w	r3, r3, #32
 8005768:	2b00      	cmp	r3, #0
 800576a:	d107      	bne.n	800577c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0204 	bic.w	r2, r2, #4
 800577a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005780:	f003 021f 	and.w	r2, r3, #31
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	2104      	movs	r1, #4
 800578a:	fa01 f202 	lsl.w	r2, r1, r2
 800578e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005794:	2b00      	cmp	r3, #0
 8005796:	d071      	beq.n	800587c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80057a0:	e06c      	b.n	800587c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a6:	f003 031f 	and.w	r3, r3, #31
 80057aa:	2202      	movs	r2, #2
 80057ac:	409a      	lsls	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4013      	ands	r3, r2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d02e      	beq.n	8005814 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d029      	beq.n	8005814 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10b      	bne.n	80057e6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 020a 	bic.w	r2, r2, #10
 80057dc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ea:	f003 021f 	and.w	r2, r3, #31
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	2102      	movs	r1, #2
 80057f4:	fa01 f202 	lsl.w	r2, r1, r2
 80057f8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005806:	2b00      	cmp	r3, #0
 8005808:	d038      	beq.n	800587c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005812:	e033      	b.n	800587c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005818:	f003 031f 	and.w	r3, r3, #31
 800581c:	2208      	movs	r2, #8
 800581e:	409a      	lsls	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4013      	ands	r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d02a      	beq.n	800587e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d025      	beq.n	800587e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 020e 	bic.w	r2, r2, #14
 8005840:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005846:	f003 021f 	and.w	r2, r3, #31
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584e:	2101      	movs	r1, #1
 8005850:	fa01 f202 	lsl.w	r2, r1, r2
 8005854:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005870:	2b00      	cmp	r3, #0
 8005872:	d004      	beq.n	800587e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800587c:	bf00      	nop
 800587e:	bf00      	nop
}
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005886:	b480      	push	{r7}
 8005888:	b085      	sub	sp, #20
 800588a:	af00      	add	r7, sp, #0
 800588c:	60f8      	str	r0, [r7, #12]
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	607a      	str	r2, [r7, #4]
 8005892:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800589c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d004      	beq.n	80058b0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058ae:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b4:	f003 021f 	and.w	r2, r3, #31
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058bc:	2101      	movs	r1, #1
 80058be:	fa01 f202 	lsl.w	r2, r1, r2
 80058c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	2b10      	cmp	r3, #16
 80058d2:	d108      	bne.n	80058e6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80058e4:	e007      	b.n	80058f6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	60da      	str	r2, [r3, #12]
}
 80058f6:	bf00      	nop
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
	...

08005904 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005904:	b480      	push	{r7}
 8005906:	b087      	sub	sp, #28
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	461a      	mov	r2, r3
 8005912:	4b16      	ldr	r3, [pc, #88]	@ (800596c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005914:	429a      	cmp	r2, r3
 8005916:	d802      	bhi.n	800591e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005918:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	e001      	b.n	8005922 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800591e:	4b15      	ldr	r3, [pc, #84]	@ (8005974 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005920:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	b2db      	uxtb	r3, r3
 800592c:	3b08      	subs	r3, #8
 800592e:	4a12      	ldr	r2, [pc, #72]	@ (8005978 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005930:	fba2 2303 	umull	r2, r3, r2, r3
 8005934:	091b      	lsrs	r3, r3, #4
 8005936:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593c:	089b      	lsrs	r3, r3, #2
 800593e:	009a      	lsls	r2, r3, #2
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4413      	add	r3, r2
 8005944:	461a      	mov	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a0b      	ldr	r2, [pc, #44]	@ (800597c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800594e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f003 031f 	and.w	r3, r3, #31
 8005956:	2201      	movs	r2, #1
 8005958:	409a      	lsls	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800595e:	bf00      	nop
 8005960:	371c      	adds	r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40020407 	.word	0x40020407
 8005970:	40020800 	.word	0x40020800
 8005974:	40020820 	.word	0x40020820
 8005978:	cccccccd 	.word	0xcccccccd
 800597c:	40020880 	.word	0x40020880

08005980 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	b2db      	uxtb	r3, r3
 800598e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	4b0b      	ldr	r3, [pc, #44]	@ (80059c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005994:	4413      	add	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	461a      	mov	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a08      	ldr	r2, [pc, #32]	@ (80059c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80059a2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3b01      	subs	r3, #1
 80059a8:	f003 031f 	and.w	r3, r3, #31
 80059ac:	2201      	movs	r2, #1
 80059ae:	409a      	lsls	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80059b4:	bf00      	nop
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	1000823f 	.word	0x1000823f
 80059c4:	40020940 	.word	0x40020940

080059c8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e147      	b.n	8005c6a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7fc faf4 	bl	8001fdc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	699a      	ldr	r2, [r3, #24]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f022 0210 	bic.w	r2, r2, #16
 8005a02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a04:	f7fd f9bc 	bl	8002d80 <HAL_GetTick>
 8005a08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005a0a:	e012      	b.n	8005a32 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005a0c:	f7fd f9b8 	bl	8002d80 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b0a      	cmp	r3, #10
 8005a18:	d90b      	bls.n	8005a32 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1e:	f043 0201 	orr.w	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2203      	movs	r2, #3
 8005a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e11b      	b.n	8005c6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	f003 0308 	and.w	r3, r3, #8
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d0e5      	beq.n	8005a0c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699a      	ldr	r2, [r3, #24]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a50:	f7fd f996 	bl	8002d80 <HAL_GetTick>
 8005a54:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005a56:	e012      	b.n	8005a7e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005a58:	f7fd f992 	bl	8002d80 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b0a      	cmp	r3, #10
 8005a64:	d90b      	bls.n	8005a7e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6a:	f043 0201 	orr.w	r2, r3, #1
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2203      	movs	r2, #3
 8005a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e0f5      	b.n	8005c6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	f003 0301 	and.w	r3, r3, #1
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d0e5      	beq.n	8005a58 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f042 0202 	orr.w	r2, r2, #2
 8005a9a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a74      	ldr	r2, [pc, #464]	@ (8005c74 <HAL_FDCAN_Init+0x2ac>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d103      	bne.n	8005aae <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005aa6:	4a74      	ldr	r2, [pc, #464]	@ (8005c78 <HAL_FDCAN_Init+0x2b0>)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	7c1b      	ldrb	r3, [r3, #16]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d108      	bne.n	8005ac8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	699a      	ldr	r2, [r3, #24]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ac4:	619a      	str	r2, [r3, #24]
 8005ac6:	e007      	b.n	8005ad8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	699a      	ldr	r2, [r3, #24]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ad6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	7c5b      	ldrb	r3, [r3, #17]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d108      	bne.n	8005af2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699a      	ldr	r2, [r3, #24]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005aee:	619a      	str	r2, [r3, #24]
 8005af0:	e007      	b.n	8005b02 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	699a      	ldr	r2, [r3, #24]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b00:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	7c9b      	ldrb	r3, [r3, #18]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d108      	bne.n	8005b1c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699a      	ldr	r2, [r3, #24]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b18:	619a      	str	r2, [r3, #24]
 8005b1a:	e007      	b.n	8005b2c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	699a      	ldr	r2, [r3, #24]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b2a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	689a      	ldr	r2, [r3, #8]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699a      	ldr	r2, [r3, #24]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005b50:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	691a      	ldr	r2, [r3, #16]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0210 	bic.w	r2, r2, #16
 8005b60:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d108      	bne.n	8005b7c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699a      	ldr	r2, [r3, #24]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f042 0204 	orr.w	r2, r2, #4
 8005b78:	619a      	str	r2, [r3, #24]
 8005b7a:	e02c      	b.n	8005bd6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d028      	beq.n	8005bd6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d01c      	beq.n	8005bc6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	699a      	ldr	r2, [r3, #24]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b9a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691a      	ldr	r2, [r3, #16]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0210 	orr.w	r2, r2, #16
 8005baa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d110      	bne.n	8005bd6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699a      	ldr	r2, [r3, #24]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0220 	orr.w	r2, r2, #32
 8005bc2:	619a      	str	r2, [r3, #24]
 8005bc4:	e007      	b.n	8005bd6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	699a      	ldr	r2, [r3, #24]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f042 0220 	orr.w	r2, r2, #32
 8005bd4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	3b01      	subs	r3, #1
 8005be4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005be6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005bee:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005bfe:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005c00:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c0a:	d115      	bne.n	8005c38 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c10:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c16:	3b01      	subs	r3, #1
 8005c18:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005c1a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c20:	3b01      	subs	r3, #1
 8005c22:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005c24:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005c34:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005c36:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 fce0 	bl	8006614 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	40006400 	.word	0x40006400
 8005c78:	40006500 	.word	0x40006500

08005c7c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c8c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005c8e:	7dfb      	ldrb	r3, [r7, #23]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d002      	beq.n	8005c9a <HAL_FDCAN_ConfigFilter+0x1e>
 8005c94:	7dfb      	ldrb	r3, [r7, #23]
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d13d      	bne.n	8005d16 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d119      	bne.n	8005cd6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005cae:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8005cb6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	e01d      	b.n	8005d12 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	075a      	lsls	r2, r3, #29
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	079a      	lsls	r2, r3, #30
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	3304      	adds	r3, #4
 8005d0a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8005d12:	2300      	movs	r3, #0
 8005d14:	e006      	b.n	8005d24 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1a:	f043 0202 	orr.w	r2, r3, #2
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
  }
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	371c      	adds	r7, #28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d110      	bne.n	8005d66 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	699a      	ldr	r2, [r3, #24]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0201 	bic.w	r2, r2, #1
 8005d5a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	e006      	b.n	8005d74 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d6a:	f043 0204 	orr.w	r2, r3, #4
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
  }
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d156      	bne.n	8005e46 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	699a      	ldr	r2, [r3, #24]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0201 	orr.w	r2, r2, #1
 8005da6:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005da8:	e011      	b.n	8005dce <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b0a      	cmp	r3, #10
 8005dae:	d90b      	bls.n	8005dc8 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005db4:	f043 0201 	orr.w	r2, r3, #1
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2203      	movs	r2, #3
 8005dc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e045      	b.n	8005e54 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	3301      	adds	r3, #1
 8005dcc:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0e6      	beq.n	8005daa <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699a      	ldr	r2, [r3, #24]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f022 0210 	bic.w	r2, r2, #16
 8005dee:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005df0:	e011      	b.n	8005e16 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b0a      	cmp	r3, #10
 8005df6:	d90b      	bls.n	8005e10 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfc:	f043 0201 	orr.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2203      	movs	r2, #3
 8005e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e021      	b.n	8005e54 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	3301      	adds	r3, #1
 8005e14:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	f003 0308 	and.w	r3, r3, #8
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d0e6      	beq.n	8005df2 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699a      	ldr	r2, [r3, #24]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f042 0202 	orr.w	r2, r2, #2
 8005e32:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Return function status */
    return HAL_OK;
 8005e42:	2300      	movs	r3, #0
 8005e44:	e006      	b.n	8005e54 <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e4a:	f043 0208 	orr.w	r2, r3, #8
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
  }
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b08b      	sub	sp, #44	@ 0x2c
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
 8005e6c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e78:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8005e7a:	7efb      	ldrb	r3, [r7, #27]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	f040 80e8 	bne.w	8006052 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b40      	cmp	r3, #64	@ 0x40
 8005e86:	d137      	bne.n	8005ef8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e90:	f003 030f 	and.w	r3, r3, #15
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d107      	bne.n	8005ea8 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e0db      	b.n	8006060 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005eb8:	d10a      	bne.n	8005ed0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ec2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eca:	d101      	bne.n	8005ed0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed8:	0a1b      	lsrs	r3, r3, #8
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	69fa      	ldr	r2, [r7, #28]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8005ee8:	69fa      	ldr	r2, [r7, #28]
 8005eea:	4613      	mov	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	4413      	add	r3, r2
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	440b      	add	r3, r1
 8005ef4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ef6:	e036      	b.n	8005f66 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f00:	f003 030f 	and.w	r3, r3, #15
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d107      	bne.n	8005f18 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0a3      	b.n	8006060 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f28:	d10a      	bne.n	8005f40 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f3a:	d101      	bne.n	8005f40 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f48:	0a1b      	lsrs	r3, r3, #8
 8005f4a:	f003 0303 	and.w	r3, r3, #3
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	4413      	add	r3, r2
 8005f52:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005f58:	69fa      	ldr	r2, [r7, #28]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	00db      	lsls	r3, r3, #3
 8005f5e:	4413      	add	r3, r2
 8005f60:	00db      	lsls	r3, r3, #3
 8005f62:	440b      	add	r3, r1
 8005f64:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d107      	bne.n	8005f8a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	0c9b      	lsrs	r3, r3, #18
 8005f80:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	601a      	str	r2, [r3, #0]
 8005f88:	e005      	b.n	8005f96 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	b29a      	uxth	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	0c1b      	lsrs	r3, r3, #16
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	0e1b      	lsrs	r3, r3, #24
 8005fea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	0fda      	lsrs	r2, r3, #31
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	3304      	adds	r3, #4
 8006000:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006006:	2300      	movs	r3, #0
 8006008:	623b      	str	r3, [r7, #32]
 800600a:	e00a      	b.n	8006022 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	441a      	add	r2, r3
 8006012:	6839      	ldr	r1, [r7, #0]
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	440b      	add	r3, r1
 8006018:	7812      	ldrb	r2, [r2, #0]
 800601a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	3301      	adds	r3, #1
 8006020:	623b      	str	r3, [r7, #32]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	4a11      	ldr	r2, [pc, #68]	@ (800606c <HAL_FDCAN_GetRxMessage+0x20c>)
 8006028:	5cd3      	ldrb	r3, [r2, r3]
 800602a:	461a      	mov	r2, r3
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	4293      	cmp	r3, r2
 8006030:	d3ec      	bcc.n	800600c <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b40      	cmp	r3, #64	@ 0x40
 8006036:	d105      	bne.n	8006044 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	69fa      	ldr	r2, [r7, #28]
 800603e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8006042:	e004      	b.n	800604e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	69fa      	ldr	r2, [r7, #28]
 800604a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800604e:	2300      	movs	r3, #0
 8006050:	e006      	b.n	8006060 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006056:	f043 0208 	orr.w	r2, r3, #8
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
  }
}
 8006060:	4618      	mov	r0, r3
 8006062:	372c      	adds	r7, #44	@ 0x2c
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	08010a4c 	.word	0x08010a4c

08006070 <HAL_FDCAN_GetErrorCounters>:
  * @param  ErrorCounters pointer to an FDCAN_ErrorCountersTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(const FDCAN_HandleTypeDef *hfdcan,
                                             FDCAN_ErrorCountersTypeDef *ErrorCounters)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t CountersReg;

  /* Read the error counters register */
  CountersReg = READ_REG(hfdcan->Instance->ECR);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006080:	60fb      	str	r3, [r7, #12]

  /* Fill the error counters structure */
  ErrorCounters->TxErrorCnt = ((CountersReg & FDCAN_ECR_TEC) >> FDCAN_ECR_TEC_Pos);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	b2da      	uxtb	r2, r3
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	601a      	str	r2, [r3, #0]
  ErrorCounters->RxErrorCnt = ((CountersReg & FDCAN_ECR_REC) >> FDCAN_ECR_REC_Pos);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	0a1b      	lsrs	r3, r3, #8
 800608e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	605a      	str	r2, [r3, #4]
  ErrorCounters->RxErrorPassive = ((CountersReg & FDCAN_ECR_RP) >> FDCAN_ECR_RP_Pos);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	0bdb      	lsrs	r3, r3, #15
 800609a:	f003 0201 	and.w	r2, r3, #1
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	609a      	str	r2, [r3, #8]
  ErrorCounters->ErrorLogging = ((CountersReg & FDCAN_ECR_CEL) >> FDCAN_ECR_CEL_Pos);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	0c1b      	lsrs	r3, r3, #16
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <HAL_FDCAN_ConfigInterruptLines>:
  * @param  InterruptLine Interrupt line.
  *         This parameter can be a value of @arg FDCAN_Interrupt_Line.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b087      	sub	sp, #28
 80060be:	af00      	add	r7, sp, #0
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	60b9      	str	r1, [r7, #8]
 80060c4:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80060cc:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT_GROUP(ITList));
  assert_param(IS_FDCAN_IT_LINE(InterruptLine));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80060ce:	7dfb      	ldrb	r3, [r7, #23]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d002      	beq.n	80060da <HAL_FDCAN_ConfigInterruptLines+0x20>
 80060d4:	7dfb      	ldrb	r3, [r7, #23]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d116      	bne.n	8006108 <HAL_FDCAN_ConfigInterruptLines+0x4e>
  {
    /* Assign list of interrupts to the selected line */
    if (InterruptLine == FDCAN_INTERRUPT_LINE0)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d109      	bne.n	80060f4 <HAL_FDCAN_ConfigInterruptLines+0x3a>
    {
      CLEAR_BIT(hfdcan->Instance->ILS, ITList);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	43da      	mvns	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	400a      	ands	r2, r1
 80060f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80060f2:	e007      	b.n	8006104 <HAL_FDCAN_ConfigInterruptLines+0x4a>
    }
    else /* InterruptLine == FDCAN_INTERRUPT_LINE1 */
    {
      SET_BIT(hfdcan->Instance->ILS, ITList);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	430a      	orrs	r2, r1
 8006102:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	e006      	b.n	8006116 <HAL_FDCAN_ConfigInterruptLines+0x5c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610c:	f043 0202 	orr.w	r2, r3, #2
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
  }
}
 8006116:	4618      	mov	r0, r3
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006122:	b480      	push	{r7}
 8006124:	b087      	sub	sp, #28
 8006126:	af00      	add	r7, sp, #0
 8006128:	60f8      	str	r0, [r7, #12]
 800612a:	60b9      	str	r1, [r7, #8]
 800612c:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006134:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006136:	7dfb      	ldrb	r3, [r7, #23]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d003      	beq.n	8006144 <HAL_FDCAN_ActivateNotification+0x22>
 800613c:	7dfb      	ldrb	r3, [r7, #23]
 800613e:	2b02      	cmp	r3, #2
 8006140:	f040 80c8 	bne.w	80062d4 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800614a:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f003 0307 	and.w	r3, r3, #7
 8006152:	2b00      	cmp	r3, #0
 8006154:	d004      	beq.n	8006160 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b00      	cmp	r3, #0
 800615e:	d03b      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006166:	2b00      	cmp	r3, #0
 8006168:	d004      	beq.n	8006174 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d031      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800617a:	2b00      	cmp	r3, #0
 800617c:	d004      	beq.n	8006188 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d027      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800618e:	2b00      	cmp	r3, #0
 8006190:	d004      	beq.n	800619c <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f003 0308 	and.w	r3, r3, #8
 8006198:	2b00      	cmp	r3, #0
 800619a:	d01d      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d004      	beq.n	80061b0 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d013      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d004      	beq.n	80061c4 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f003 0320 	and.w	r3, r3, #32
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d009      	beq.n	80061d8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00c      	beq.n	80061e8 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d107      	bne.n	80061e8 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0201 	orr.w	r2, r2, #1
 80061e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f003 0307 	and.w	r3, r3, #7
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d004      	beq.n	80061fc <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d13b      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006202:	2b00      	cmp	r3, #0
 8006204:	d004      	beq.n	8006210 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f003 0302 	and.w	r3, r3, #2
 800620c:	2b00      	cmp	r3, #0
 800620e:	d131      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006216:	2b00      	cmp	r3, #0
 8006218:	d004      	beq.n	8006224 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b00      	cmp	r3, #0
 8006222:	d127      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800622a:	2b00      	cmp	r3, #0
 800622c:	d004      	beq.n	8006238 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f003 0308 	and.w	r3, r3, #8
 8006234:	2b00      	cmp	r3, #0
 8006236:	d11d      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800623e:	2b00      	cmp	r3, #0
 8006240:	d004      	beq.n	800624c <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b00      	cmp	r3, #0
 800624a:	d113      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006252:	2b00      	cmp	r3, #0
 8006254:	d004      	beq.n	8006260 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d109      	bne.n	8006274 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00c      	beq.n	8006284 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006270:	2b00      	cmp	r3, #0
 8006272:	d007      	beq.n	8006284 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f042 0202 	orr.w	r2, r2, #2
 8006282:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800628a:	2b00      	cmp	r3, #0
 800628c:	d009      	beq.n	80062a2 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	430a      	orrs	r2, r1
 800629e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d009      	beq.n	80062c0 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	430a      	orrs	r2, r1
 80062bc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80062d0:	2300      	movs	r3, #0
 80062d2:	e006      	b.n	80062e2 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062d8:	f043 0202 	orr.w	r2, r3, #2
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
  }
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80062ee:	b580      	push	{r7, lr}
 80062f0:	b08c      	sub	sp, #48	@ 0x30
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062fc:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800630a:	4013      	ands	r3, r2
 800630c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006320:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006322:	4013      	ands	r3, r2
 8006324:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800632c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633a:	4013      	ands	r3, r2
 800633c:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006344:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8006348:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006350:	6a3a      	ldr	r2, [r7, #32]
 8006352:	4013      	ands	r3, r2
 8006354:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800635c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006360:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006368:	69fa      	ldr	r2, [r7, #28]
 800636a:	4013      	ands	r3, r2
 800636c:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006374:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637c:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	099b      	lsrs	r3, r3, #6
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00c      	beq.n	80063a4 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	099b      	lsrs	r3, r3, #6
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d006      	beq.n	80063a4 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2240      	movs	r2, #64	@ 0x40
 800639c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f922 	bl	80065e8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	0a1b      	lsrs	r3, r3, #8
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d01a      	beq.n	80063e6 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	0a1b      	lsrs	r3, r3, #8
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d014      	beq.n	80063e6 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80063c4:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	4013      	ands	r3, r2
 80063d2:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80063dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80063de:	6939      	ldr	r1, [r7, #16]
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f8e2 	bl	80065aa <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80063e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d007      	beq.n	80063fc <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80063f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f8ac 	bl	8006554 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80063fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d007      	beq.n	8006412 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006408:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800640a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f7fa fb63 	bl	8000ad8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d007      	beq.n	8006428 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800641e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f8a1 	bl	800656a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	0a5b      	lsrs	r3, r3, #9
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00d      	beq.n	8006450 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	0a5b      	lsrs	r3, r3, #9
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006448:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f898 	bl	8006580 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	09db      	lsrs	r3, r3, #7
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	2b00      	cmp	r3, #0
 800645a:	d019      	beq.n	8006490 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	09db      	lsrs	r3, r3, #7
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b00      	cmp	r3, #0
 8006466:	d013      	beq.n	8006490 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006470:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4013      	ands	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2280      	movs	r2, #128	@ 0x80
 8006486:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006488:	68f9      	ldr	r1, [r7, #12]
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f882 	bl	8006594 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	0b5b      	lsrs	r3, r3, #13
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00d      	beq.n	80064b8 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	0b5b      	lsrs	r3, r3, #13
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d007      	beq.n	80064b8 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80064b0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f884 	bl	80065c0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	0bdb      	lsrs	r3, r3, #15
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00d      	beq.n	80064e0 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	0bdb      	lsrs	r3, r3, #15
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d007      	beq.n	80064e0 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80064d8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f87a 	bl	80065d4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	0b9b      	lsrs	r3, r3, #14
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d010      	beq.n	800650e <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	0b9b      	lsrs	r3, r3, #14
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d00a      	beq.n	800650e <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006500:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006506:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d007      	beq.n	8006524 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800651c:	69f9      	ldr	r1, [r7, #28]
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f7fa fb16 	bl	8000b50 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d009      	beq.n	800653e <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6a3a      	ldr	r2, [r7, #32]
 8006530:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	431a      	orrs	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7fa fb12 	bl	8000b70 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800654c:	bf00      	nop
 800654e:	3730      	adds	r7, #48	@ 0x30
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800659e:	bf00      	nop
 80065a0:	370c      	adds	r7, #12
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b083      	sub	sp, #12
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <HAL_FDCAN_GetError>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval FDCAN Error Code
  */
uint32_t HAL_FDCAN_GetError(const FDCAN_HandleTypeDef *hfdcan)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Return FDCAN error code */
  return hfdcan->ErrorCode;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
}
 8006608:	4618      	mov	r0, r3
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800661c:	4b27      	ldr	r3, [pc, #156]	@ (80066bc <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800661e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68ba      	ldr	r2, [r7, #8]
 8006624:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800662e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006636:	041a      	lsls	r2, r3, #16
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006654:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665c:	061a      	lsls	r2, r3, #24
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	e005      	b.n	80066a2 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	3304      	adds	r3, #4
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d3f3      	bcc.n	8006696 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80066ae:	bf00      	nop
 80066b0:	bf00      	nop
 80066b2:	3714      	adds	r7, #20
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	4000a400 	.word	0x4000a400

080066c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80066ce:	e15a      	b.n	8006986 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	2101      	movs	r1, #1
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	fa01 f303 	lsl.w	r3, r1, r3
 80066dc:	4013      	ands	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 814c 	beq.w	8006980 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f003 0303 	and.w	r3, r3, #3
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d005      	beq.n	8006700 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d130      	bne.n	8006762 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	2203      	movs	r2, #3
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	43db      	mvns	r3, r3
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4013      	ands	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	68da      	ldr	r2, [r3, #12]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	005b      	lsls	r3, r3, #1
 8006720:	fa02 f303 	lsl.w	r3, r2, r3
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	4313      	orrs	r3, r2
 8006728:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006736:	2201      	movs	r2, #1
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	fa02 f303 	lsl.w	r3, r2, r3
 800673e:	43db      	mvns	r3, r3
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4013      	ands	r3, r2
 8006744:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	091b      	lsrs	r3, r3, #4
 800674c:	f003 0201 	and.w	r2, r3, #1
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	fa02 f303 	lsl.w	r3, r2, r3
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	4313      	orrs	r3, r2
 800675a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f003 0303 	and.w	r3, r3, #3
 800676a:	2b03      	cmp	r3, #3
 800676c:	d017      	beq.n	800679e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	2203      	movs	r2, #3
 800677a:	fa02 f303 	lsl.w	r3, r2, r3
 800677e:	43db      	mvns	r3, r3
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4013      	ands	r3, r2
 8006784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	689a      	ldr	r2, [r3, #8]
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	fa02 f303 	lsl.w	r3, r2, r3
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	2b02      	cmp	r3, #2
 80067a8:	d123      	bne.n	80067f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	08da      	lsrs	r2, r3, #3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	3208      	adds	r2, #8
 80067b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f003 0307 	and.w	r3, r3, #7
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	220f      	movs	r2, #15
 80067c2:	fa02 f303 	lsl.w	r3, r2, r3
 80067c6:	43db      	mvns	r3, r3
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	4013      	ands	r3, r2
 80067cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	691a      	ldr	r2, [r3, #16]
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f003 0307 	and.w	r3, r3, #7
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	fa02 f303 	lsl.w	r3, r2, r3
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	08da      	lsrs	r2, r3, #3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	3208      	adds	r2, #8
 80067ec:	6939      	ldr	r1, [r7, #16]
 80067ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	005b      	lsls	r3, r3, #1
 80067fc:	2203      	movs	r2, #3
 80067fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006802:	43db      	mvns	r3, r3
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	4013      	ands	r3, r2
 8006808:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f003 0203 	and.w	r2, r3, #3
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4313      	orrs	r3, r2
 800681e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 80a6 	beq.w	8006980 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006834:	4b5b      	ldr	r3, [pc, #364]	@ (80069a4 <HAL_GPIO_Init+0x2e4>)
 8006836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006838:	4a5a      	ldr	r2, [pc, #360]	@ (80069a4 <HAL_GPIO_Init+0x2e4>)
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006840:	4b58      	ldr	r3, [pc, #352]	@ (80069a4 <HAL_GPIO_Init+0x2e4>)
 8006842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	60bb      	str	r3, [r7, #8]
 800684a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800684c:	4a56      	ldr	r2, [pc, #344]	@ (80069a8 <HAL_GPIO_Init+0x2e8>)
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	089b      	lsrs	r3, r3, #2
 8006852:	3302      	adds	r3, #2
 8006854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006858:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	f003 0303 	and.w	r3, r3, #3
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	220f      	movs	r2, #15
 8006864:	fa02 f303 	lsl.w	r3, r2, r3
 8006868:	43db      	mvns	r3, r3
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4013      	ands	r3, r2
 800686e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006876:	d01f      	beq.n	80068b8 <HAL_GPIO_Init+0x1f8>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a4c      	ldr	r2, [pc, #304]	@ (80069ac <HAL_GPIO_Init+0x2ec>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d019      	beq.n	80068b4 <HAL_GPIO_Init+0x1f4>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a4b      	ldr	r2, [pc, #300]	@ (80069b0 <HAL_GPIO_Init+0x2f0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d013      	beq.n	80068b0 <HAL_GPIO_Init+0x1f0>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a4a      	ldr	r2, [pc, #296]	@ (80069b4 <HAL_GPIO_Init+0x2f4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d00d      	beq.n	80068ac <HAL_GPIO_Init+0x1ec>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a49      	ldr	r2, [pc, #292]	@ (80069b8 <HAL_GPIO_Init+0x2f8>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d007      	beq.n	80068a8 <HAL_GPIO_Init+0x1e8>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a48      	ldr	r2, [pc, #288]	@ (80069bc <HAL_GPIO_Init+0x2fc>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d101      	bne.n	80068a4 <HAL_GPIO_Init+0x1e4>
 80068a0:	2305      	movs	r3, #5
 80068a2:	e00a      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068a4:	2306      	movs	r3, #6
 80068a6:	e008      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068a8:	2304      	movs	r3, #4
 80068aa:	e006      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068ac:	2303      	movs	r3, #3
 80068ae:	e004      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068b0:	2302      	movs	r3, #2
 80068b2:	e002      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068b4:	2301      	movs	r3, #1
 80068b6:	e000      	b.n	80068ba <HAL_GPIO_Init+0x1fa>
 80068b8:	2300      	movs	r3, #0
 80068ba:	697a      	ldr	r2, [r7, #20]
 80068bc:	f002 0203 	and.w	r2, r2, #3
 80068c0:	0092      	lsls	r2, r2, #2
 80068c2:	4093      	lsls	r3, r2
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068ca:	4937      	ldr	r1, [pc, #220]	@ (80069a8 <HAL_GPIO_Init+0x2e8>)
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	089b      	lsrs	r3, r3, #2
 80068d0:	3302      	adds	r3, #2
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068d8:	4b39      	ldr	r3, [pc, #228]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	43db      	mvns	r3, r3
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	4013      	ands	r3, r2
 80068e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80068fc:	4a30      	ldr	r2, [pc, #192]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006902:	4b2f      	ldr	r3, [pc, #188]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	43db      	mvns	r3, r3
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4013      	ands	r3, r2
 8006910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	4313      	orrs	r3, r2
 8006924:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006926:	4a26      	ldr	r2, [pc, #152]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800692c:	4b24      	ldr	r3, [pc, #144]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	43db      	mvns	r3, r3
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	4013      	ands	r3, r2
 800693a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006944:	2b00      	cmp	r3, #0
 8006946:	d003      	beq.n	8006950 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	4313      	orrs	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006950:	4a1b      	ldr	r2, [pc, #108]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006956:	4b1a      	ldr	r3, [pc, #104]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	43db      	mvns	r3, r3
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	4013      	ands	r3, r2
 8006964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	4313      	orrs	r3, r2
 8006978:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800697a:	4a11      	ldr	r2, [pc, #68]	@ (80069c0 <HAL_GPIO_Init+0x300>)
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	3301      	adds	r3, #1
 8006984:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	fa22 f303 	lsr.w	r3, r2, r3
 8006990:	2b00      	cmp	r3, #0
 8006992:	f47f ae9d 	bne.w	80066d0 <HAL_GPIO_Init+0x10>
  }
}
 8006996:	bf00      	nop
 8006998:	bf00      	nop
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40021000 	.word	0x40021000
 80069a8:	40010000 	.word	0x40010000
 80069ac:	48000400 	.word	0x48000400
 80069b0:	48000800 	.word	0x48000800
 80069b4:	48000c00 	.word	0x48000c00
 80069b8:	48001000 	.word	0x48001000
 80069bc:	48001400 	.word	0x48001400
 80069c0:	40010400 	.word	0x40010400

080069c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	460b      	mov	r3, r1
 80069ce:	807b      	strh	r3, [r7, #2]
 80069d0:	4613      	mov	r3, r2
 80069d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80069d4:	787b      	ldrb	r3, [r7, #1]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80069da:	887a      	ldrh	r2, [r7, #2]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80069e0:	e002      	b.n	80069e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80069e2:	887a      	ldrh	r2, [r7, #2]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a06:	887a      	ldrh	r2, [r7, #2]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	041a      	lsls	r2, r3, #16
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	43d9      	mvns	r1, r3
 8006a12:	887b      	ldrh	r3, [r7, #2]
 8006a14:	400b      	ands	r3, r1
 8006a16:	431a      	orrs	r2, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	619a      	str	r2, [r3, #24]
}
 8006a1c:	bf00      	nop
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e08d      	b.n	8006b56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d106      	bne.n	8006a54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7fb fb28 	bl	80020a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2224      	movs	r2, #36	@ 0x24
 8006a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0201 	bic.w	r2, r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006a78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d107      	bne.n	8006aa2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a9e:	609a      	str	r2, [r3, #8]
 8006aa0:	e006      	b.n	8006ab0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	689a      	ldr	r2, [r3, #8]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006aae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d108      	bne.n	8006aca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ac6:	605a      	str	r2, [r3, #4]
 8006ac8:	e007      	b.n	8006ada <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ad8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6812      	ldr	r2, [r2, #0]
 8006ae4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006ae8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006afc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69d9      	ldr	r1, [r3, #28]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1a      	ldr	r2, [r3, #32]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f042 0201 	orr.w	r2, r2, #1
 8006b36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	4608      	mov	r0, r1
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	817b      	strh	r3, [r7, #10]
 8006b72:	460b      	mov	r3, r1
 8006b74:	813b      	strh	r3, [r7, #8]
 8006b76:	4613      	mov	r3, r2
 8006b78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	f040 80f9 	bne.w	8006d7a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <HAL_I2C_Mem_Write+0x34>
 8006b8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d105      	bne.n	8006ba0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e0ed      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d101      	bne.n	8006bae <HAL_I2C_Mem_Write+0x4e>
 8006baa:	2302      	movs	r3, #2
 8006bac:	e0e6      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bb6:	f7fc f8e3 	bl	8002d80 <HAL_GetTick>
 8006bba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	2319      	movs	r3, #25
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f000 fac3 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e0d1      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2221      	movs	r2, #33	@ 0x21
 8006bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2240      	movs	r2, #64	@ 0x40
 8006be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6a3a      	ldr	r2, [r7, #32]
 8006bf2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c00:	88f8      	ldrh	r0, [r7, #6]
 8006c02:	893a      	ldrh	r2, [r7, #8]
 8006c04:	8979      	ldrh	r1, [r7, #10]
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	9301      	str	r3, [sp, #4]
 8006c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	4603      	mov	r3, r0
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f000 f9d3 	bl	8006fbc <I2C_RequestMemoryWrite>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d005      	beq.n	8006c28 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e0a9      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2bff      	cmp	r3, #255	@ 0xff
 8006c30:	d90e      	bls.n	8006c50 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	22ff      	movs	r2, #255	@ 0xff
 8006c36:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c3c:	b2da      	uxtb	r2, r3
 8006c3e:	8979      	ldrh	r1, [r7, #10]
 8006c40:	2300      	movs	r3, #0
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 fc47 	bl	80074dc <I2C_TransferConfig>
 8006c4e:	e00f      	b.n	8006c70 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	8979      	ldrh	r1, [r7, #10]
 8006c62:	2300      	movs	r3, #0
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 fc36 	bl	80074dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 fac6 	bl	8007206 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e07b      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	781a      	ldrb	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c94:	1c5a      	adds	r2, r3, #1
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	b29a      	uxth	r2, r3
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d034      	beq.n	8006d28 <HAL_I2C_Mem_Write+0x1c8>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d130      	bne.n	8006d28 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2180      	movs	r1, #128	@ 0x80
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 fa3f 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d001      	beq.n	8006ce0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e04d      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2bff      	cmp	r3, #255	@ 0xff
 8006ce8:	d90e      	bls.n	8006d08 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	22ff      	movs	r2, #255	@ 0xff
 8006cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	8979      	ldrh	r1, [r7, #10]
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 fbeb 	bl	80074dc <I2C_TransferConfig>
 8006d06:	e00f      	b.n	8006d28 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d0c:	b29a      	uxth	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	8979      	ldrh	r1, [r7, #10]
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f000 fbda 	bl	80074dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d19e      	bne.n	8006c70 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f000 faac 	bl	8007294 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e01a      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6859      	ldr	r1, [r3, #4]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	4b0a      	ldr	r3, [pc, #40]	@ (8006d84 <HAL_I2C_Mem_Write+0x224>)
 8006d5a:	400b      	ands	r3, r1
 8006d5c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006d76:	2300      	movs	r3, #0
 8006d78:	e000      	b.n	8006d7c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006d7a:	2302      	movs	r3, #2
  }
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3718      	adds	r7, #24
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	fe00e800 	.word	0xfe00e800

08006d88 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af02      	add	r7, sp, #8
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	4608      	mov	r0, r1
 8006d92:	4611      	mov	r1, r2
 8006d94:	461a      	mov	r2, r3
 8006d96:	4603      	mov	r3, r0
 8006d98:	817b      	strh	r3, [r7, #10]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	813b      	strh	r3, [r7, #8]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	f040 80fd 	bne.w	8006faa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d002      	beq.n	8006dbc <HAL_I2C_Mem_Read+0x34>
 8006db6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d105      	bne.n	8006dc8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006dc2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e0f1      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d101      	bne.n	8006dd6 <HAL_I2C_Mem_Read+0x4e>
 8006dd2:	2302      	movs	r3, #2
 8006dd4:	e0ea      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006dde:	f7fb ffcf 	bl	8002d80 <HAL_GetTick>
 8006de2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	2319      	movs	r3, #25
 8006dea:	2201      	movs	r2, #1
 8006dec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 f9af 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d001      	beq.n	8006e00 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e0d5      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2222      	movs	r2, #34	@ 0x22
 8006e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2240      	movs	r2, #64	@ 0x40
 8006e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a3a      	ldr	r2, [r7, #32]
 8006e1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e28:	88f8      	ldrh	r0, [r7, #6]
 8006e2a:	893a      	ldrh	r2, [r7, #8]
 8006e2c:	8979      	ldrh	r1, [r7, #10]
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	9301      	str	r3, [sp, #4]
 8006e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	4603      	mov	r3, r0
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 f913 	bl	8007064 <I2C_RequestMemoryRead>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d005      	beq.n	8006e50 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e0ad      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2bff      	cmp	r3, #255	@ 0xff
 8006e58:	d90e      	bls.n	8006e78 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	22ff      	movs	r2, #255	@ 0xff
 8006e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e64:	b2da      	uxtb	r2, r3
 8006e66:	8979      	ldrh	r1, [r7, #10]
 8006e68:	4b52      	ldr	r3, [pc, #328]	@ (8006fb4 <HAL_I2C_Mem_Read+0x22c>)
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 fb33 	bl	80074dc <I2C_TransferConfig>
 8006e76:	e00f      	b.n	8006e98 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e86:	b2da      	uxtb	r2, r3
 8006e88:	8979      	ldrh	r1, [r7, #10]
 8006e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8006fb4 <HAL_I2C_Mem_Read+0x22c>)
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fb22 	bl	80074dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	2104      	movs	r1, #4
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f000 f956 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e07c      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ebc:	b2d2      	uxtb	r2, r2
 8006ebe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d034      	beq.n	8006f58 <HAL_I2C_Mem_Read+0x1d0>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d130      	bne.n	8006f58 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efc:	2200      	movs	r2, #0
 8006efe:	2180      	movs	r1, #128	@ 0x80
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f000 f927 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e04d      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2bff      	cmp	r3, #255	@ 0xff
 8006f18:	d90e      	bls.n	8006f38 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	22ff      	movs	r2, #255	@ 0xff
 8006f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f24:	b2da      	uxtb	r2, r3
 8006f26:	8979      	ldrh	r1, [r7, #10]
 8006f28:	2300      	movs	r3, #0
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f000 fad3 	bl	80074dc <I2C_TransferConfig>
 8006f36:	e00f      	b.n	8006f58 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f3c:	b29a      	uxth	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	8979      	ldrh	r1, [r7, #10]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 fac2 	bl	80074dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d19a      	bne.n	8006e98 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f62:	697a      	ldr	r2, [r7, #20]
 8006f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f000 f994 	bl	8007294 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d001      	beq.n	8006f76 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e01a      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2220      	movs	r2, #32
 8006f7c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	6859      	ldr	r1, [r3, #4]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb8 <HAL_I2C_Mem_Read+0x230>)
 8006f8a:	400b      	ands	r3, r1
 8006f8c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2220      	movs	r2, #32
 8006f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	e000      	b.n	8006fac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006faa:	2302      	movs	r3, #2
  }
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3718      	adds	r7, #24
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	80002400 	.word	0x80002400
 8006fb8:	fe00e800 	.word	0xfe00e800

08006fbc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af02      	add	r7, sp, #8
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	4608      	mov	r0, r1
 8006fc6:	4611      	mov	r1, r2
 8006fc8:	461a      	mov	r2, r3
 8006fca:	4603      	mov	r3, r0
 8006fcc:	817b      	strh	r3, [r7, #10]
 8006fce:	460b      	mov	r3, r1
 8006fd0:	813b      	strh	r3, [r7, #8]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006fd6:	88fb      	ldrh	r3, [r7, #6]
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	8979      	ldrh	r1, [r7, #10]
 8006fdc:	4b20      	ldr	r3, [pc, #128]	@ (8007060 <I2C_RequestMemoryWrite+0xa4>)
 8006fde:	9300      	str	r3, [sp, #0]
 8006fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f000 fa79 	bl	80074dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fea:	69fa      	ldr	r2, [r7, #28]
 8006fec:	69b9      	ldr	r1, [r7, #24]
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f000 f909 	bl	8007206 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d001      	beq.n	8006ffe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e02c      	b.n	8007058 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ffe:	88fb      	ldrh	r3, [r7, #6]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d105      	bne.n	8007010 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007004:	893b      	ldrh	r3, [r7, #8]
 8007006:	b2da      	uxtb	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	629a      	str	r2, [r3, #40]	@ 0x28
 800700e:	e015      	b.n	800703c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007010:	893b      	ldrh	r3, [r7, #8]
 8007012:	0a1b      	lsrs	r3, r3, #8
 8007014:	b29b      	uxth	r3, r3
 8007016:	b2da      	uxtb	r2, r3
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	69b9      	ldr	r1, [r7, #24]
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f000 f8ef 	bl	8007206 <I2C_WaitOnTXISFlagUntilTimeout>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d001      	beq.n	8007032 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e012      	b.n	8007058 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007032:	893b      	ldrh	r3, [r7, #8]
 8007034:	b2da      	uxtb	r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	9300      	str	r3, [sp, #0]
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	2200      	movs	r2, #0
 8007044:	2180      	movs	r1, #128	@ 0x80
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 f884 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	80002000 	.word	0x80002000

08007064 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b086      	sub	sp, #24
 8007068:	af02      	add	r7, sp, #8
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	4608      	mov	r0, r1
 800706e:	4611      	mov	r1, r2
 8007070:	461a      	mov	r2, r3
 8007072:	4603      	mov	r3, r0
 8007074:	817b      	strh	r3, [r7, #10]
 8007076:	460b      	mov	r3, r1
 8007078:	813b      	strh	r3, [r7, #8]
 800707a:	4613      	mov	r3, r2
 800707c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800707e:	88fb      	ldrh	r3, [r7, #6]
 8007080:	b2da      	uxtb	r2, r3
 8007082:	8979      	ldrh	r1, [r7, #10]
 8007084:	4b20      	ldr	r3, [pc, #128]	@ (8007108 <I2C_RequestMemoryRead+0xa4>)
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	2300      	movs	r3, #0
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fa26 	bl	80074dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007090:	69fa      	ldr	r2, [r7, #28]
 8007092:	69b9      	ldr	r1, [r7, #24]
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 f8b6 	bl	8007206 <I2C_WaitOnTXISFlagUntilTimeout>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e02c      	b.n	80070fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070a4:	88fb      	ldrh	r3, [r7, #6]
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d105      	bne.n	80070b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80070aa:	893b      	ldrh	r3, [r7, #8]
 80070ac:	b2da      	uxtb	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80070b4:	e015      	b.n	80070e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80070b6:	893b      	ldrh	r3, [r7, #8]
 80070b8:	0a1b      	lsrs	r3, r3, #8
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070c4:	69fa      	ldr	r2, [r7, #28]
 80070c6:	69b9      	ldr	r1, [r7, #24]
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 f89c 	bl	8007206 <I2C_WaitOnTXISFlagUntilTimeout>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e012      	b.n	80070fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80070d8:	893b      	ldrh	r3, [r7, #8]
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	2200      	movs	r2, #0
 80070ea:	2140      	movs	r1, #64	@ 0x40
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f000 f831 	bl	8007154 <I2C_WaitOnFlagUntilTimeout>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e000      	b.n	80070fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	80002000 	.word	0x80002000

0800710c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	f003 0302 	and.w	r3, r3, #2
 800711e:	2b02      	cmp	r3, #2
 8007120:	d103      	bne.n	800712a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2200      	movs	r2, #0
 8007128:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	f003 0301 	and.w	r3, r3, #1
 8007134:	2b01      	cmp	r3, #1
 8007136:	d007      	beq.n	8007148 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	699a      	ldr	r2, [r3, #24]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f042 0201 	orr.w	r2, r2, #1
 8007146:	619a      	str	r2, [r3, #24]
  }
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	603b      	str	r3, [r7, #0]
 8007160:	4613      	mov	r3, r2
 8007162:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007164:	e03b      	b.n	80071de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007166:	69ba      	ldr	r2, [r7, #24]
 8007168:	6839      	ldr	r1, [r7, #0]
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f000 f8d6 	bl	800731c <I2C_IsErrorOccurred>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d001      	beq.n	800717a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e041      	b.n	80071fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007180:	d02d      	beq.n	80071de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007182:	f7fb fdfd 	bl	8002d80 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	429a      	cmp	r2, r3
 8007190:	d302      	bcc.n	8007198 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d122      	bne.n	80071de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	699a      	ldr	r2, [r3, #24]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	4013      	ands	r3, r2
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	bf0c      	ite	eq
 80071a8:	2301      	moveq	r3, #1
 80071aa:	2300      	movne	r3, #0
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	461a      	mov	r2, r3
 80071b0:	79fb      	ldrb	r3, [r7, #7]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d113      	bne.n	80071de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ba:	f043 0220 	orr.w	r2, r3, #32
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2220      	movs	r2, #32
 80071c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e00f      	b.n	80071fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	699a      	ldr	r2, [r3, #24]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	4013      	ands	r3, r2
 80071e8:	68ba      	ldr	r2, [r7, #8]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	bf0c      	ite	eq
 80071ee:	2301      	moveq	r3, #1
 80071f0:	2300      	movne	r3, #0
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	79fb      	ldrb	r3, [r7, #7]
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d0b4      	beq.n	8007166 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007206:	b580      	push	{r7, lr}
 8007208:	b084      	sub	sp, #16
 800720a:	af00      	add	r7, sp, #0
 800720c:	60f8      	str	r0, [r7, #12]
 800720e:	60b9      	str	r1, [r7, #8]
 8007210:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007212:	e033      	b.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	f000 f87f 	bl	800731c <I2C_IsErrorOccurred>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e031      	b.n	800728c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722e:	d025      	beq.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007230:	f7fb fda6 	bl	8002d80 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	68ba      	ldr	r2, [r7, #8]
 800723c:	429a      	cmp	r2, r3
 800723e:	d302      	bcc.n	8007246 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d11a      	bne.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	f003 0302 	and.w	r3, r3, #2
 8007250:	2b02      	cmp	r3, #2
 8007252:	d013      	beq.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007258:	f043 0220 	orr.w	r2, r3, #32
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2220      	movs	r2, #32
 8007264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e007      	b.n	800728c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	699b      	ldr	r3, [r3, #24]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b02      	cmp	r3, #2
 8007288:	d1c4      	bne.n	8007214 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072a0:	e02f      	b.n	8007302 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	68b9      	ldr	r1, [r7, #8]
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f000 f838 	bl	800731c <I2C_IsErrorOccurred>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e02d      	b.n	8007312 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b6:	f7fb fd63 	bl	8002d80 <HAL_GetTick>
 80072ba:	4602      	mov	r2, r0
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d302      	bcc.n	80072cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d11a      	bne.n	8007302 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699b      	ldr	r3, [r3, #24]
 80072d2:	f003 0320 	and.w	r3, r3, #32
 80072d6:	2b20      	cmp	r3, #32
 80072d8:	d013      	beq.n	8007302 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072de:	f043 0220 	orr.w	r2, r3, #32
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2220      	movs	r2, #32
 80072ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e007      	b.n	8007312 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	699b      	ldr	r3, [r3, #24]
 8007308:	f003 0320 	and.w	r3, r3, #32
 800730c:	2b20      	cmp	r3, #32
 800730e:	d1c8      	bne.n	80072a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b08a      	sub	sp, #40	@ 0x28
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007336:	2300      	movs	r3, #0
 8007338:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	f003 0310 	and.w	r3, r3, #16
 8007344:	2b00      	cmp	r3, #0
 8007346:	d068      	beq.n	800741a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2210      	movs	r2, #16
 800734e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007350:	e049      	b.n	80073e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007358:	d045      	beq.n	80073e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800735a:	f7fb fd11 	bl	8002d80 <HAL_GetTick>
 800735e:	4602      	mov	r2, r0
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	68ba      	ldr	r2, [r7, #8]
 8007366:	429a      	cmp	r2, r3
 8007368:	d302      	bcc.n	8007370 <I2C_IsErrorOccurred+0x54>
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d13a      	bne.n	80073e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800737a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007382:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800738e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007392:	d121      	bne.n	80073d8 <I2C_IsErrorOccurred+0xbc>
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800739a:	d01d      	beq.n	80073d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800739c:	7cfb      	ldrb	r3, [r7, #19]
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d01a      	beq.n	80073d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80073b2:	f7fb fce5 	bl	8002d80 <HAL_GetTick>
 80073b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80073b8:	e00e      	b.n	80073d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80073ba:	f7fb fce1 	bl	8002d80 <HAL_GetTick>
 80073be:	4602      	mov	r2, r0
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	2b19      	cmp	r3, #25
 80073c6:	d907      	bls.n	80073d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80073c8:	6a3b      	ldr	r3, [r7, #32]
 80073ca:	f043 0320 	orr.w	r3, r3, #32
 80073ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80073d6:	e006      	b.n	80073e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	699b      	ldr	r3, [r3, #24]
 80073de:	f003 0320 	and.w	r3, r3, #32
 80073e2:	2b20      	cmp	r3, #32
 80073e4:	d1e9      	bne.n	80073ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	f003 0320 	and.w	r3, r3, #32
 80073f0:	2b20      	cmp	r3, #32
 80073f2:	d003      	beq.n	80073fc <I2C_IsErrorOccurred+0xe0>
 80073f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0aa      	beq.n	8007352 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80073fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007400:	2b00      	cmp	r3, #0
 8007402:	d103      	bne.n	800740c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2220      	movs	r2, #32
 800740a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800740c:	6a3b      	ldr	r3, [r7, #32]
 800740e:	f043 0304 	orr.w	r3, r3, #4
 8007412:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	699b      	ldr	r3, [r3, #24]
 8007420:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00b      	beq.n	8007444 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800742c:	6a3b      	ldr	r3, [r7, #32]
 800742e:	f043 0301 	orr.w	r3, r3, #1
 8007432:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800743c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00b      	beq.n	8007466 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	f043 0308 	orr.w	r3, r3, #8
 8007454:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800745e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	f043 0302 	orr.w	r3, r3, #2
 8007476:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007480:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01c      	beq.n	80074ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f7ff fe3b 	bl	800710c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6859      	ldr	r1, [r3, #4]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	4b0d      	ldr	r3, [pc, #52]	@ (80074d8 <I2C_IsErrorOccurred+0x1bc>)
 80074a2:	400b      	ands	r3, r1
 80074a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	431a      	orrs	r2, r3
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80074ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3728      	adds	r7, #40	@ 0x28
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	fe00e800 	.word	0xfe00e800

080074dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80074dc:	b480      	push	{r7}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	607b      	str	r3, [r7, #4]
 80074e6:	460b      	mov	r3, r1
 80074e8:	817b      	strh	r3, [r7, #10]
 80074ea:	4613      	mov	r3, r2
 80074ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80074ee:	897b      	ldrh	r3, [r7, #10]
 80074f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80074f4:	7a7b      	ldrb	r3, [r7, #9]
 80074f6:	041b      	lsls	r3, r3, #16
 80074f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80074fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007502:	6a3b      	ldr	r3, [r7, #32]
 8007504:	4313      	orrs	r3, r2
 8007506:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800750a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	0d5b      	lsrs	r3, r3, #21
 8007516:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800751a:	4b08      	ldr	r3, [pc, #32]	@ (800753c <I2C_TransferConfig+0x60>)
 800751c:	430b      	orrs	r3, r1
 800751e:	43db      	mvns	r3, r3
 8007520:	ea02 0103 	and.w	r1, r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	430a      	orrs	r2, r1
 800752c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800752e:	bf00      	nop
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	03ff63ff 	.word	0x03ff63ff

08007540 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007550:	b2db      	uxtb	r3, r3
 8007552:	2b20      	cmp	r3, #32
 8007554:	d138      	bne.n	80075c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800755c:	2b01      	cmp	r3, #1
 800755e:	d101      	bne.n	8007564 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007560:	2302      	movs	r3, #2
 8007562:	e032      	b.n	80075ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2224      	movs	r2, #36	@ 0x24
 8007570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0201 	bic.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007592:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	6819      	ldr	r1, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	430a      	orrs	r2, r1
 80075a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f042 0201 	orr.w	r2, r2, #1
 80075b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2220      	movs	r2, #32
 80075b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80075c4:	2300      	movs	r3, #0
 80075c6:	e000      	b.n	80075ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80075c8:	2302      	movs	r3, #2
  }
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr

080075d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b085      	sub	sp, #20
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
 80075de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b20      	cmp	r3, #32
 80075ea:	d139      	bne.n	8007660 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d101      	bne.n	80075fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80075f6:	2302      	movs	r3, #2
 80075f8:	e033      	b.n	8007662 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2224      	movs	r2, #36	@ 0x24
 8007606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0201 	bic.w	r2, r2, #1
 8007618:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007628:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	021b      	lsls	r3, r3, #8
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 0201 	orr.w	r2, r2, #1
 800764a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2220      	movs	r2, #32
 8007650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800765c:	2300      	movs	r3, #0
 800765e:	e000      	b.n	8007662 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007660:	2302      	movs	r3, #2
  }
}
 8007662:	4618      	mov	r0, r3
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e041      	b.n	8007704 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8007688:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8007692:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	6852      	ldr	r2, [r2, #4]
 800769c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	6892      	ldr	r2, [r2, #8]
 80076a6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80076a8:	f7fb fb6a 	bl	8002d80 <HAL_GetTick>
 80076ac:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80076ae:	e00f      	b.n	80076d0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80076b0:	f7fb fb66 	bl	8002d80 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b31      	cmp	r3, #49	@ 0x31
 80076bc:	d908      	bls.n	80076d0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f003 0307 	and.w	r3, r3, #7
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d001      	beq.n	80076d0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e019      	b.n	8007704 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	f003 0307 	and.w	r3, r3, #7
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1e8      	bne.n	80076b0 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	691a      	ldr	r2, [r3, #16]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d005      	beq.n	80076f8 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	68d2      	ldr	r2, [r2, #12]
 80076f4:	611a      	str	r2, [r3, #16]
 80076f6:	e004      	b.n	8007702 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8007700:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800771c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	370c      	adds	r7, #12
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e0c0      	b.n	80078c0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	d106      	bne.n	8007758 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f007 fd4c 	bl	800f1f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2203      	movs	r2, #3
 800775c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4618      	mov	r0, r3
 8007766:	f004 f856 	bl	800b816 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800776a:	2300      	movs	r3, #0
 800776c:	73fb      	strb	r3, [r7, #15]
 800776e:	e03e      	b.n	80077ee <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007770:	7bfa      	ldrb	r2, [r7, #15]
 8007772:	6879      	ldr	r1, [r7, #4]
 8007774:	4613      	mov	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4413      	add	r3, r2
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	440b      	add	r3, r1
 800777e:	3311      	adds	r3, #17
 8007780:	2201      	movs	r2, #1
 8007782:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007784:	7bfa      	ldrb	r2, [r7, #15]
 8007786:	6879      	ldr	r1, [r7, #4]
 8007788:	4613      	mov	r3, r2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	4413      	add	r3, r2
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	440b      	add	r3, r1
 8007792:	3310      	adds	r3, #16
 8007794:	7bfa      	ldrb	r2, [r7, #15]
 8007796:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007798:	7bfa      	ldrb	r2, [r7, #15]
 800779a:	6879      	ldr	r1, [r7, #4]
 800779c:	4613      	mov	r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	4413      	add	r3, r2
 80077a2:	00db      	lsls	r3, r3, #3
 80077a4:	440b      	add	r3, r1
 80077a6:	3313      	adds	r3, #19
 80077a8:	2200      	movs	r2, #0
 80077aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80077ac:	7bfa      	ldrb	r2, [r7, #15]
 80077ae:	6879      	ldr	r1, [r7, #4]
 80077b0:	4613      	mov	r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4413      	add	r3, r2
 80077b6:	00db      	lsls	r3, r3, #3
 80077b8:	440b      	add	r3, r1
 80077ba:	3320      	adds	r3, #32
 80077bc:	2200      	movs	r2, #0
 80077be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80077c0:	7bfa      	ldrb	r2, [r7, #15]
 80077c2:	6879      	ldr	r1, [r7, #4]
 80077c4:	4613      	mov	r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4413      	add	r3, r2
 80077ca:	00db      	lsls	r3, r3, #3
 80077cc:	440b      	add	r3, r1
 80077ce:	3324      	adds	r3, #36	@ 0x24
 80077d0:	2200      	movs	r2, #0
 80077d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
 80077d6:	6879      	ldr	r1, [r7, #4]
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	4613      	mov	r3, r2
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	00db      	lsls	r3, r3, #3
 80077e2:	440b      	add	r3, r1
 80077e4:	2200      	movs	r2, #0
 80077e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	3301      	adds	r3, #1
 80077ec:	73fb      	strb	r3, [r7, #15]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	791b      	ldrb	r3, [r3, #4]
 80077f2:	7bfa      	ldrb	r2, [r7, #15]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d3bb      	bcc.n	8007770 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077f8:	2300      	movs	r3, #0
 80077fa:	73fb      	strb	r3, [r7, #15]
 80077fc:	e044      	b.n	8007888 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80077fe:	7bfa      	ldrb	r2, [r7, #15]
 8007800:	6879      	ldr	r1, [r7, #4]
 8007802:	4613      	mov	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	440b      	add	r3, r1
 800780c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007810:	2200      	movs	r2, #0
 8007812:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007814:	7bfa      	ldrb	r2, [r7, #15]
 8007816:	6879      	ldr	r1, [r7, #4]
 8007818:	4613      	mov	r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	00db      	lsls	r3, r3, #3
 8007820:	440b      	add	r3, r1
 8007822:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007826:	7bfa      	ldrb	r2, [r7, #15]
 8007828:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800782a:	7bfa      	ldrb	r2, [r7, #15]
 800782c:	6879      	ldr	r1, [r7, #4]
 800782e:	4613      	mov	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	4413      	add	r3, r2
 8007834:	00db      	lsls	r3, r3, #3
 8007836:	440b      	add	r3, r1
 8007838:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800783c:	2200      	movs	r2, #0
 800783e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007840:	7bfa      	ldrb	r2, [r7, #15]
 8007842:	6879      	ldr	r1, [r7, #4]
 8007844:	4613      	mov	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	00db      	lsls	r3, r3, #3
 800784c:	440b      	add	r3, r1
 800784e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007852:	2200      	movs	r2, #0
 8007854:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007856:	7bfa      	ldrb	r2, [r7, #15]
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	00db      	lsls	r3, r3, #3
 8007862:	440b      	add	r3, r1
 8007864:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007868:	2200      	movs	r2, #0
 800786a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800786c:	7bfa      	ldrb	r2, [r7, #15]
 800786e:	6879      	ldr	r1, [r7, #4]
 8007870:	4613      	mov	r3, r2
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	4413      	add	r3, r2
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	440b      	add	r3, r1
 800787a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800787e:	2200      	movs	r2, #0
 8007880:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007882:	7bfb      	ldrb	r3, [r7, #15]
 8007884:	3301      	adds	r3, #1
 8007886:	73fb      	strb	r3, [r7, #15]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	791b      	ldrb	r3, [r3, #4]
 800788c:	7bfa      	ldrb	r2, [r7, #15]
 800788e:	429a      	cmp	r2, r3
 8007890:	d3b5      	bcc.n	80077fe <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6818      	ldr	r0, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	3304      	adds	r3, #4
 800789a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800789e:	f003 ffd5 	bl	800b84c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	7a9b      	ldrb	r3, [r3, #10]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d102      	bne.n	80078be <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f001 fc0e 	bl	80090da <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d101      	bne.n	80078de <HAL_PCD_Start+0x16>
 80078da:	2302      	movs	r3, #2
 80078dc:	e012      	b.n	8007904 <HAL_PCD_Start+0x3c>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4618      	mov	r0, r3
 80078ec:	f003 ff7c 	bl	800b7e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f005 fd59 	bl	800d3ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4618      	mov	r0, r3
 800791a:	f005 fd5e 	bl	800d3da <USB_ReadInterrupts>
 800791e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 fb06 	bl	8007f3c <PCD_EP_ISR_Handler>

    return;
 8007930:	e110      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007938:	2b00      	cmp	r3, #0
 800793a:	d013      	beq.n	8007964 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007944:	b29a      	uxth	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800794e:	b292      	uxth	r2, r2
 8007950:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f007 fcdc 	bl	800f312 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800795a:	2100      	movs	r1, #0
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 f8fc 	bl	8007b5a <HAL_PCD_SetAddress>

    return;
 8007962:	e0f7      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00c      	beq.n	8007988 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007976:	b29a      	uxth	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007980:	b292      	uxth	r2, r2
 8007982:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007986:	e0e5      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00c      	beq.n	80079ac <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800799a:	b29a      	uxth	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80079a4:	b292      	uxth	r2, r2
 80079a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80079aa:	e0d3      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d034      	beq.n	8007a20 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80079be:	b29a      	uxth	r2, r3
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f022 0204 	bic.w	r2, r2, #4
 80079c8:	b292      	uxth	r2, r2
 80079ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f022 0208 	bic.w	r2, r2, #8
 80079e0:	b292      	uxth	r2, r2
 80079e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d107      	bne.n	8007a00 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80079f8:	2100      	movs	r1, #0
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f007 fe7c 	bl	800f6f8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f007 fcbf 	bl	800f384 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a18:	b292      	uxth	r2, r2
 8007a1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007a1e:	e099      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d027      	beq.n	8007a7a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0208 	orr.w	r2, r2, #8
 8007a3c:	b292      	uxth	r2, r2
 8007a3e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a54:	b292      	uxth	r2, r2
 8007a56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f042 0204 	orr.w	r2, r2, #4
 8007a6c:	b292      	uxth	r2, r2
 8007a6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f007 fc6c 	bl	800f350 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007a78:	e06c      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d040      	beq.n	8007b06 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a96:	b292      	uxth	r2, r2
 8007a98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d12b      	bne.n	8007afe <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f042 0204 	orr.w	r2, r2, #4
 8007ab8:	b292      	uxth	r2, r2
 8007aba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f042 0208 	orr.w	r2, r2, #8
 8007ad0:	b292      	uxth	r2, r2
 8007ad2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	089b      	lsrs	r3, r3, #2
 8007aea:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007af4:	2101      	movs	r1, #1
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f007 fdfe 	bl	800f6f8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007afc:	e02a      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f007 fc26 	bl	800f350 <HAL_PCD_SuspendCallback>
    return;
 8007b04:	e026      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d00f      	beq.n	8007b30 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b18:	b29a      	uxth	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007b22:	b292      	uxth	r2, r2
 8007b24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f007 fbe4 	bl	800f2f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007b2e:	e011      	b.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00c      	beq.n	8007b54 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b4c:	b292      	uxth	r2, r2
 8007b4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007b52:	bf00      	nop
  }
}
 8007b54:	3710      	adds	r7, #16
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b082      	sub	sp, #8
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	460b      	mov	r3, r1
 8007b64:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_PCD_SetAddress+0x1a>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e012      	b.n	8007b9a <HAL_PCD_SetAddress+0x40>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	78fa      	ldrb	r2, [r7, #3]
 8007b80:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	78fa      	ldrb	r2, [r7, #3]
 8007b88:	4611      	mov	r1, r2
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f005 fbfa 	bl	800d384 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3708      	adds	r7, #8
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}

08007ba2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007ba2:	b580      	push	{r7, lr}
 8007ba4:	b084      	sub	sp, #16
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	6078      	str	r0, [r7, #4]
 8007baa:	4608      	mov	r0, r1
 8007bac:	4611      	mov	r1, r2
 8007bae:	461a      	mov	r2, r3
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	70fb      	strb	r3, [r7, #3]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	803b      	strh	r3, [r7, #0]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007bc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	da0e      	bge.n	8007be6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007bc8:	78fb      	ldrb	r3, [r7, #3]
 8007bca:	f003 0207 	and.w	r2, r3, #7
 8007bce:	4613      	mov	r3, r2
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4413      	add	r3, r2
 8007bd4:	00db      	lsls	r3, r3, #3
 8007bd6:	3310      	adds	r3, #16
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	4413      	add	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2201      	movs	r2, #1
 8007be2:	705a      	strb	r2, [r3, #1]
 8007be4:	e00e      	b.n	8007c04 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007be6:	78fb      	ldrb	r3, [r7, #3]
 8007be8:	f003 0207 	and.w	r2, r3, #7
 8007bec:	4613      	mov	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	4413      	add	r3, r2
 8007bf2:	00db      	lsls	r3, r3, #3
 8007bf4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007c04:	78fb      	ldrb	r3, [r7, #3]
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	b2da      	uxtb	r2, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007c10:	883b      	ldrh	r3, [r7, #0]
 8007c12:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	78ba      	ldrb	r2, [r7, #2]
 8007c1e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007c20:	78bb      	ldrb	r3, [r7, #2]
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d102      	bne.n	8007c2c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d101      	bne.n	8007c3a <HAL_PCD_EP_Open+0x98>
 8007c36:	2302      	movs	r3, #2
 8007c38:	e00e      	b.n	8007c58 <HAL_PCD_EP_Open+0xb6>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68f9      	ldr	r1, [r7, #12]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f003 fe1d 	bl	800b888 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007c56:	7afb      	ldrb	r3, [r7, #11]
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	460b      	mov	r3, r1
 8007c6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007c6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	da0e      	bge.n	8007c92 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c74:	78fb      	ldrb	r3, [r7, #3]
 8007c76:	f003 0207 	and.w	r2, r3, #7
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4413      	add	r3, r2
 8007c80:	00db      	lsls	r3, r3, #3
 8007c82:	3310      	adds	r3, #16
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	4413      	add	r3, r2
 8007c88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	705a      	strb	r2, [r3, #1]
 8007c90:	e00e      	b.n	8007cb0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c92:	78fb      	ldrb	r3, [r7, #3]
 8007c94:	f003 0207 	and.w	r2, r3, #7
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	00db      	lsls	r3, r3, #3
 8007ca0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	f003 0307 	and.w	r3, r3, #7
 8007cb6:	b2da      	uxtb	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d101      	bne.n	8007cca <HAL_PCD_EP_Close+0x6a>
 8007cc6:	2302      	movs	r3, #2
 8007cc8:	e00e      	b.n	8007ce8 <HAL_PCD_EP_Close+0x88>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68f9      	ldr	r1, [r7, #12]
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f004 fabd 	bl	800c258 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b086      	sub	sp, #24
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	60f8      	str	r0, [r7, #12]
 8007cf8:	607a      	str	r2, [r7, #4]
 8007cfa:	603b      	str	r3, [r7, #0]
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d00:	7afb      	ldrb	r3, [r7, #11]
 8007d02:	f003 0207 	and.w	r2, r3, #7
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	00db      	lsls	r3, r3, #3
 8007d0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	4413      	add	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	683a      	ldr	r2, [r7, #0]
 8007d22:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	2200      	movs	r2, #0
 8007d28:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d30:	7afb      	ldrb	r3, [r7, #11]
 8007d32:	f003 0307 	and.w	r3, r3, #7
 8007d36:	b2da      	uxtb	r2, r3
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	6979      	ldr	r1, [r7, #20]
 8007d42:	4618      	mov	r0, r3
 8007d44:	f004 fc75 	bl	800c632 <USB_EPStartXfer>

  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007d5e:	78fb      	ldrb	r3, [r7, #3]
 8007d60:	f003 0207 	and.w	r2, r3, #7
 8007d64:	6879      	ldr	r1, [r7, #4]
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	00db      	lsls	r3, r3, #3
 8007d6e:	440b      	add	r3, r1
 8007d70:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007d74:	681b      	ldr	r3, [r3, #0]
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b086      	sub	sp, #24
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	607a      	str	r2, [r7, #4]
 8007d8c:	603b      	str	r3, [r7, #0]
 8007d8e:	460b      	mov	r3, r1
 8007d90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d92:	7afb      	ldrb	r3, [r7, #11]
 8007d94:	f003 0207 	and.w	r2, r3, #7
 8007d98:	4613      	mov	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4413      	add	r3, r2
 8007d9e:	00db      	lsls	r3, r3, #3
 8007da0:	3310      	adds	r3, #16
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	4413      	add	r3, r2
 8007da6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	683a      	ldr	r2, [r7, #0]
 8007db2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007dce:	7afb      	ldrb	r3, [r7, #11]
 8007dd0:	f003 0307 	and.w	r3, r3, #7
 8007dd4:	b2da      	uxtb	r2, r3
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6979      	ldr	r1, [r7, #20]
 8007de0:	4618      	mov	r0, r3
 8007de2:	f004 fc26 	bl	800c632 <USB_EPStartXfer>

  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007dfc:	78fb      	ldrb	r3, [r7, #3]
 8007dfe:	f003 0307 	and.w	r3, r3, #7
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	7912      	ldrb	r2, [r2, #4]
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d901      	bls.n	8007e0e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e03e      	b.n	8007e8c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007e0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	da0e      	bge.n	8007e34 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e16:	78fb      	ldrb	r3, [r7, #3]
 8007e18:	f003 0207 	and.w	r2, r3, #7
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	4413      	add	r3, r2
 8007e22:	00db      	lsls	r3, r3, #3
 8007e24:	3310      	adds	r3, #16
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	4413      	add	r3, r2
 8007e2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	705a      	strb	r2, [r3, #1]
 8007e32:	e00c      	b.n	8007e4e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007e34:	78fa      	ldrb	r2, [r7, #3]
 8007e36:	4613      	mov	r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	00db      	lsls	r3, r3, #3
 8007e3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	4413      	add	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e54:	78fb      	ldrb	r3, [r7, #3]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d101      	bne.n	8007e6e <HAL_PCD_EP_SetStall+0x7e>
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	e00e      	b.n	8007e8c <HAL_PCD_EP_SetStall+0x9c>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68f9      	ldr	r1, [r7, #12]
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f005 f987 	bl	800d190 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	f003 030f 	and.w	r3, r3, #15
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	7912      	ldrb	r2, [r2, #4]
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d901      	bls.n	8007eb2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e040      	b.n	8007f34 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007eb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	da0e      	bge.n	8007ed8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	f003 0207 	and.w	r2, r3, #7
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	00db      	lsls	r3, r3, #3
 8007ec8:	3310      	adds	r3, #16
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	4413      	add	r3, r2
 8007ece:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	705a      	strb	r2, [r3, #1]
 8007ed6:	e00e      	b.n	8007ef6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ed8:	78fb      	ldrb	r3, [r7, #3]
 8007eda:	f003 0207 	and.w	r2, r3, #7
 8007ede:	4613      	mov	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	00db      	lsls	r3, r3, #3
 8007ee6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	4413      	add	r3, r2
 8007eee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	f003 0307 	and.w	r3, r3, #7
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d101      	bne.n	8007f16 <HAL_PCD_EP_ClrStall+0x82>
 8007f12:	2302      	movs	r3, #2
 8007f14:	e00e      	b.n	8007f34 <HAL_PCD_EP_ClrStall+0xa0>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68f9      	ldr	r1, [r7, #12]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f005 f984 	bl	800d232 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b092      	sub	sp, #72	@ 0x48
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007f44:	e333      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f4e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007f50:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	f003 030f 	and.w	r3, r3, #15
 8007f58:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8007f5c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f040 8108 	bne.w	8008176 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007f66:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007f68:	f003 0310 	and.w	r3, r3, #16
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d14c      	bne.n	800800a <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	881b      	ldrh	r3, [r3, #0]
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f80:	813b      	strh	r3, [r7, #8]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	893b      	ldrh	r3, [r7, #8]
 8007f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	3310      	adds	r3, #16
 8007f98:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	00db      	lsls	r3, r3, #3
 8007fac:	4413      	add	r3, r2
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6812      	ldr	r2, [r2, #0]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fc0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fc4:	695a      	ldr	r2, [r3, #20]
 8007fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	441a      	add	r2, r3
 8007fcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fce:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f007 f975 	bl	800f2c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	7b1b      	ldrb	r3, [r3, #12]
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 82e5 	beq.w	80085ae <PCD_EP_ISR_Handler+0x672>
 8007fe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f040 82e0 	bne.w	80085ae <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	7b1b      	ldrb	r3, [r3, #12]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	731a      	strb	r2, [r3, #12]
 8008008:	e2d1      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008010:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	881b      	ldrh	r3, [r3, #0]
 8008018:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800801a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800801c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008020:	2b00      	cmp	r3, #0
 8008022:	d032      	beq.n	800808a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800802c:	b29b      	uxth	r3, r3
 800802e:	461a      	mov	r2, r3
 8008030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	00db      	lsls	r3, r3, #3
 8008036:	4413      	add	r3, r2
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	6812      	ldr	r2, [r2, #0]
 800803c:	4413      	add	r3, r2
 800803e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008042:	881b      	ldrh	r3, [r3, #0]
 8008044:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800804a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6818      	ldr	r0, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008058:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800805a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800805c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800805e:	b29b      	uxth	r3, r3
 8008060:	f005 fa0e 	bl	800d480 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	881b      	ldrh	r3, [r3, #0]
 800806a:	b29a      	uxth	r2, r3
 800806c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008070:	4013      	ands	r3, r2
 8008072:	817b      	strh	r3, [r7, #10]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	897a      	ldrh	r2, [r7, #10]
 800807a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800807e:	b292      	uxth	r2, r2
 8008080:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f007 f8f0 	bl	800f268 <HAL_PCD_SetupStageCallback>
 8008088:	e291      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800808a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800808e:	2b00      	cmp	r3, #0
 8008090:	f280 828d 	bge.w	80085ae <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	881b      	ldrh	r3, [r3, #0]
 800809a:	b29a      	uxth	r2, r3
 800809c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80080a0:	4013      	ands	r3, r2
 80080a2:	81fb      	strh	r3, [r7, #14]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	89fa      	ldrh	r2, [r7, #14]
 80080aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80080ae:	b292      	uxth	r2, r2
 80080b0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	00db      	lsls	r3, r3, #3
 80080c4:	4413      	add	r3, r2
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	4413      	add	r3, r2
 80080cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080d0:	881b      	ldrh	r3, [r3, #0]
 80080d2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80080d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080d8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80080da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080dc:	69db      	ldr	r3, [r3, #28]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d019      	beq.n	8008116 <PCD_EP_ISR_Handler+0x1da>
 80080e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d015      	beq.n	8008116 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6818      	ldr	r0, [r3, #0]
 80080ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f0:	6959      	ldr	r1, [r3, #20]
 80080f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80080f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	f005 f9c0 	bl	800d480 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008102:	695a      	ldr	r2, [r3, #20]
 8008104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008106:	69db      	ldr	r3, [r3, #28]
 8008108:	441a      	add	r2, r3
 800810a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800810c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800810e:	2100      	movs	r1, #0
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f007 f8bb 	bl	800f28c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	881b      	ldrh	r3, [r3, #0]
 800811c:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800811e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008124:	2b00      	cmp	r3, #0
 8008126:	f040 8242 	bne.w	80085ae <PCD_EP_ISR_Handler+0x672>
 800812a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800812c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008130:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008134:	f000 823b 	beq.w	80085ae <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	881b      	ldrh	r3, [r3, #0]
 800813e:	b29b      	uxth	r3, r3
 8008140:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008148:	81bb      	strh	r3, [r7, #12]
 800814a:	89bb      	ldrh	r3, [r7, #12]
 800814c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008150:	81bb      	strh	r3, [r7, #12]
 8008152:	89bb      	ldrh	r3, [r7, #12]
 8008154:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008158:	81bb      	strh	r3, [r7, #12]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	89bb      	ldrh	r3, [r7, #12]
 8008160:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008164:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008168:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800816c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008170:	b29b      	uxth	r3, r3
 8008172:	8013      	strh	r3, [r2, #0]
 8008174:	e21b      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	461a      	mov	r2, r3
 800817c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	4413      	add	r3, r2
 8008184:	881b      	ldrh	r3, [r3, #0]
 8008186:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008188:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800818c:	2b00      	cmp	r3, #0
 800818e:	f280 80f1 	bge.w	8008374 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	4413      	add	r3, r2
 80081a0:	881b      	ldrh	r3, [r3, #0]
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80081a8:	4013      	ands	r3, r2
 80081aa:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	461a      	mov	r2, r3
 80081b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4413      	add	r3, r2
 80081ba:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80081bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80081c0:	b292      	uxth	r2, r2
 80081c2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80081c4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80081c8:	4613      	mov	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	4413      	add	r3, r2
 80081ce:	00db      	lsls	r3, r3, #3
 80081d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	4413      	add	r3, r2
 80081d8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80081da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081dc:	7b1b      	ldrb	r3, [r3, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d123      	bne.n	800822a <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	461a      	mov	r2, r3
 80081ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	00db      	lsls	r3, r3, #3
 80081f4:	4413      	add	r3, r2
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	6812      	ldr	r2, [r2, #0]
 80081fa:	4413      	add	r3, r2
 80081fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008200:	881b      	ldrh	r3, [r3, #0]
 8008202:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008206:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800820a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800820e:	2b00      	cmp	r3, #0
 8008210:	f000 808b 	beq.w	800832a <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6818      	ldr	r0, [r3, #0]
 8008218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800821a:	6959      	ldr	r1, [r3, #20]
 800821c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800821e:	88da      	ldrh	r2, [r3, #6]
 8008220:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008224:	f005 f92c 	bl	800d480 <USB_ReadPMA>
 8008228:	e07f      	b.n	800832a <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800822a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800822c:	78db      	ldrb	r3, [r3, #3]
 800822e:	2b02      	cmp	r3, #2
 8008230:	d109      	bne.n	8008246 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008232:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008234:	461a      	mov	r2, r3
 8008236:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 f9c6 	bl	80085ca <HAL_PCD_EP_DB_Receive>
 800823e:	4603      	mov	r3, r0
 8008240:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008244:	e071      	b.n	800832a <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	b29b      	uxth	r3, r3
 8008258:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800825c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008260:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	461a      	mov	r2, r3
 8008268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	441a      	add	r2, r3
 8008270:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008272:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008276:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800827a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800827e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008282:	b29b      	uxth	r3, r3
 8008284:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	461a      	mov	r2, r3
 800828c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	b29b      	uxth	r3, r3
 8008298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800829c:	2b00      	cmp	r3, #0
 800829e:	d022      	beq.n	80082e6 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	461a      	mov	r2, r3
 80082ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	00db      	lsls	r3, r3, #3
 80082b2:	4413      	add	r3, r2
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	6812      	ldr	r2, [r2, #0]
 80082b8:	4413      	add	r3, r2
 80082ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80082c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d02c      	beq.n	800832a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6818      	ldr	r0, [r3, #0]
 80082d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082d6:	6959      	ldr	r1, [r3, #20]
 80082d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082da:	891a      	ldrh	r2, [r3, #8]
 80082dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80082e0:	f005 f8ce 	bl	800d480 <USB_ReadPMA>
 80082e4:	e021      	b.n	800832a <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	461a      	mov	r2, r3
 80082f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	4413      	add	r3, r2
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6812      	ldr	r2, [r2, #0]
 80082fe:	4413      	add	r3, r2
 8008300:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800830a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800830e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008312:	2b00      	cmp	r3, #0
 8008314:	d009      	beq.n	800832a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6818      	ldr	r0, [r3, #0]
 800831a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800831c:	6959      	ldr	r1, [r3, #20]
 800831e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008320:	895a      	ldrh	r2, [r3, #10]
 8008322:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008326:	f005 f8ab 	bl	800d480 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800832a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800832c:	69da      	ldr	r2, [r3, #28]
 800832e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008332:	441a      	add	r2, r3
 8008334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008336:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800833a:	695a      	ldr	r2, [r3, #20]
 800833c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008340:	441a      	add	r2, r3
 8008342:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008344:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d005      	beq.n	800835a <PCD_EP_ISR_Handler+0x41e>
 800834e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	429a      	cmp	r2, r3
 8008358:	d206      	bcs.n	8008368 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800835a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	4619      	mov	r1, r3
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f006 ff93 	bl	800f28c <HAL_PCD_DataOutStageCallback>
 8008366:	e005      	b.n	8008374 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800836e:	4618      	mov	r0, r3
 8008370:	f004 f95f 	bl	800c632 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008374:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800837a:	2b00      	cmp	r3, #0
 800837c:	f000 8117 	beq.w	80085ae <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008380:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008384:	4613      	mov	r3, r2
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	4413      	add	r3, r2
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	3310      	adds	r3, #16
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	4413      	add	r3, r2
 8008392:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	461a      	mov	r2, r3
 800839a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80083aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	441a      	add	r2, r3
 80083be:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80083c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80083cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083ce:	78db      	ldrb	r3, [r3, #3]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	f040 80a1 	bne.w	8008518 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80083d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d8:	2200      	movs	r2, #0
 80083da:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80083dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083de:	7b1b      	ldrb	r3, [r3, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8092 	beq.w	800850a <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80083e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d046      	beq.n	800847e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80083f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083f2:	785b      	ldrb	r3, [r3, #1]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d126      	bne.n	8008446 <PCD_EP_ISR_Handler+0x50a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	617b      	str	r3, [r7, #20]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008406:	b29b      	uxth	r3, r3
 8008408:	461a      	mov	r2, r3
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	4413      	add	r3, r2
 800840e:	617b      	str	r3, [r7, #20]
 8008410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	00da      	lsls	r2, r3, #3
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	4413      	add	r3, r2
 800841a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800841e:	613b      	str	r3, [r7, #16]
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	881b      	ldrh	r3, [r3, #0]
 8008424:	b29b      	uxth	r3, r3
 8008426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800842a:	b29a      	uxth	r2, r3
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	801a      	strh	r2, [r3, #0]
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	881b      	ldrh	r3, [r3, #0]
 8008434:	b29b      	uxth	r3, r3
 8008436:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800843a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800843e:	b29a      	uxth	r2, r3
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	801a      	strh	r2, [r3, #0]
 8008444:	e061      	b.n	800850a <PCD_EP_ISR_Handler+0x5ce>
 8008446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008448:	785b      	ldrb	r3, [r3, #1]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d15d      	bne.n	800850a <PCD_EP_ISR_Handler+0x5ce>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	61fb      	str	r3, [r7, #28]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800845c:	b29b      	uxth	r3, r3
 800845e:	461a      	mov	r2, r3
 8008460:	69fb      	ldr	r3, [r7, #28]
 8008462:	4413      	add	r3, r2
 8008464:	61fb      	str	r3, [r7, #28]
 8008466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	00da      	lsls	r2, r3, #3
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	4413      	add	r3, r2
 8008470:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008474:	61bb      	str	r3, [r7, #24]
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	2200      	movs	r2, #0
 800847a:	801a      	strh	r2, [r3, #0]
 800847c:	e045      	b.n	800850a <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008486:	785b      	ldrb	r3, [r3, #1]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d126      	bne.n	80084da <PCD_EP_ISR_Handler+0x59e>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	627b      	str	r3, [r7, #36]	@ 0x24
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800849a:	b29b      	uxth	r3, r3
 800849c:	461a      	mov	r2, r3
 800849e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a0:	4413      	add	r3, r2
 80084a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80084a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	00da      	lsls	r2, r3, #3
 80084aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ac:	4413      	add	r3, r2
 80084ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084b2:	623b      	str	r3, [r7, #32]
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	881b      	ldrh	r3, [r3, #0]
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084be:	b29a      	uxth	r2, r3
 80084c0:	6a3b      	ldr	r3, [r7, #32]
 80084c2:	801a      	strh	r2, [r3, #0]
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	801a      	strh	r2, [r3, #0]
 80084d8:	e017      	b.n	800850a <PCD_EP_ISR_Handler+0x5ce>
 80084da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084dc:	785b      	ldrb	r3, [r3, #1]
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d113      	bne.n	800850a <PCD_EP_ISR_Handler+0x5ce>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	461a      	mov	r2, r3
 80084ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f0:	4413      	add	r3, r2
 80084f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	00da      	lsls	r2, r3, #3
 80084fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fc:	4413      	add	r3, r2
 80084fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008502:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008506:	2200      	movs	r2, #0
 8008508:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800850a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f006 fed6 	bl	800f2c2 <HAL_PCD_DataInStageCallback>
 8008516:	e04a      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008518:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800851a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800851e:	2b00      	cmp	r3, #0
 8008520:	d13f      	bne.n	80085a2 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800852a:	b29b      	uxth	r3, r3
 800852c:	461a      	mov	r2, r3
 800852e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	00db      	lsls	r3, r3, #3
 8008534:	4413      	add	r3, r2
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	6812      	ldr	r2, [r2, #0]
 800853a:	4413      	add	r3, r2
 800853c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008540:	881b      	ldrh	r3, [r3, #0]
 8008542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008546:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800854a:	699a      	ldr	r2, [r3, #24]
 800854c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800854e:	429a      	cmp	r2, r3
 8008550:	d906      	bls.n	8008560 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008554:	699a      	ldr	r2, [r3, #24]
 8008556:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008558:	1ad2      	subs	r2, r2, r3
 800855a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800855c:	619a      	str	r2, [r3, #24]
 800855e:	e002      	b.n	8008566 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008562:	2200      	movs	r2, #0
 8008564:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d106      	bne.n	800857c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800856e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f006 fea4 	bl	800f2c2 <HAL_PCD_DataInStageCallback>
 800857a:	e018      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800857c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800857e:	695a      	ldr	r2, [r3, #20]
 8008580:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008582:	441a      	add	r2, r3
 8008584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008586:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800858a:	69da      	ldr	r2, [r3, #28]
 800858c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800858e:	441a      	add	r2, r3
 8008590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008592:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800859a:	4618      	mov	r0, r3
 800859c:	f004 f849 	bl	800c632 <USB_EPStartXfer>
 80085a0:	e005      	b.n	80085ae <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80085a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085a4:	461a      	mov	r2, r3
 80085a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 f917 	bl	80087dc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	b21b      	sxth	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f6ff acc3 	blt.w	8007f46 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3748      	adds	r7, #72	@ 0x48
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b088      	sub	sp, #32
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	4613      	mov	r3, r2
 80085d6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80085d8:	88fb      	ldrh	r3, [r7, #6]
 80085da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d07c      	beq.n	80086dc <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	461a      	mov	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	00db      	lsls	r3, r3, #3
 80085f4:	4413      	add	r3, r2
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	4413      	add	r3, r2
 80085fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008606:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	8b7b      	ldrh	r3, [r7, #26]
 800860e:	429a      	cmp	r2, r3
 8008610:	d306      	bcc.n	8008620 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	699a      	ldr	r2, [r3, #24]
 8008616:	8b7b      	ldrh	r3, [r7, #26]
 8008618:	1ad2      	subs	r2, r2, r3
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	619a      	str	r2, [r3, #24]
 800861e:	e002      	b.n	8008626 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2200      	movs	r2, #0
 8008624:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d123      	bne.n	8008676 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	461a      	mov	r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	781b      	ldrb	r3, [r3, #0]
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	4413      	add	r3, r2
 800863c:	881b      	ldrh	r3, [r3, #0]
 800863e:	b29b      	uxth	r3, r3
 8008640:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008644:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008648:	833b      	strh	r3, [r7, #24]
 800864a:	8b3b      	ldrh	r3, [r7, #24]
 800864c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008650:	833b      	strh	r3, [r7, #24]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	441a      	add	r2, r3
 8008660:	8b3b      	ldrh	r3, [r7, #24]
 8008662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800866a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800866e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008672:	b29b      	uxth	r3, r3
 8008674:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008676:	88fb      	ldrh	r3, [r7, #6]
 8008678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800867c:	2b00      	cmp	r3, #0
 800867e:	d01f      	beq.n	80086c0 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	461a      	mov	r2, r3
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	881b      	ldrh	r3, [r3, #0]
 8008690:	b29b      	uxth	r3, r3
 8008692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869a:	82fb      	strh	r3, [r7, #22]
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	461a      	mov	r2, r3
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	441a      	add	r2, r3
 80086aa:	8afb      	ldrh	r3, [r7, #22]
 80086ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80086bc:	b29b      	uxth	r3, r3
 80086be:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80086c0:	8b7b      	ldrh	r3, [r7, #26]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	f000 8085 	beq.w	80087d2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6818      	ldr	r0, [r3, #0]
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	6959      	ldr	r1, [r3, #20]
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	891a      	ldrh	r2, [r3, #8]
 80086d4:	8b7b      	ldrh	r3, [r7, #26]
 80086d6:	f004 fed3 	bl	800d480 <USB_ReadPMA>
 80086da:	e07a      	b.n	80087d2 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	461a      	mov	r2, r3
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	4413      	add	r3, r2
 80086f0:	68fa      	ldr	r2, [r7, #12]
 80086f2:	6812      	ldr	r2, [r2, #0]
 80086f4:	4413      	add	r3, r2
 80086f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086fa:	881b      	ldrh	r3, [r3, #0]
 80086fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008700:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	699a      	ldr	r2, [r3, #24]
 8008706:	8b7b      	ldrh	r3, [r7, #26]
 8008708:	429a      	cmp	r2, r3
 800870a:	d306      	bcc.n	800871a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	699a      	ldr	r2, [r3, #24]
 8008710:	8b7b      	ldrh	r3, [r7, #26]
 8008712:	1ad2      	subs	r2, r2, r3
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	619a      	str	r2, [r3, #24]
 8008718:	e002      	b.n	8008720 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	2200      	movs	r2, #0
 800871e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d123      	bne.n	8008770 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	461a      	mov	r2, r3
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	881b      	ldrh	r3, [r3, #0]
 8008738:	b29b      	uxth	r3, r3
 800873a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800873e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008742:	83fb      	strh	r3, [r7, #30]
 8008744:	8bfb      	ldrh	r3, [r7, #30]
 8008746:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800874a:	83fb      	strh	r3, [r7, #30]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	461a      	mov	r2, r3
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	441a      	add	r2, r3
 800875a:	8bfb      	ldrh	r3, [r7, #30]
 800875c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800876c:	b29b      	uxth	r3, r3
 800876e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008770:	88fb      	ldrh	r3, [r7, #6]
 8008772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008776:	2b00      	cmp	r3, #0
 8008778:	d11f      	bne.n	80087ba <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	461a      	mov	r2, r3
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	4413      	add	r3, r2
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	b29b      	uxth	r3, r3
 800878c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008794:	83bb      	strh	r3, [r7, #28]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	441a      	add	r2, r3
 80087a4:	8bbb      	ldrh	r3, [r7, #28]
 80087a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80087ba:	8b7b      	ldrh	r3, [r7, #26]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d008      	beq.n	80087d2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	6959      	ldr	r1, [r3, #20]
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	895a      	ldrh	r2, [r3, #10]
 80087cc:	8b7b      	ldrh	r3, [r7, #26]
 80087ce:	f004 fe57 	bl	800d480 <USB_ReadPMA>
    }
  }

  return count;
 80087d2:	8b7b      	ldrh	r3, [r7, #26]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3720      	adds	r7, #32
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b0a6      	sub	sp, #152	@ 0x98
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	4613      	mov	r3, r2
 80087e8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80087ea:	88fb      	ldrh	r3, [r7, #6]
 80087ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	f000 81f7 	beq.w	8008be4 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087fe:	b29b      	uxth	r3, r3
 8008800:	461a      	mov	r2, r3
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	00db      	lsls	r3, r3, #3
 8008808:	4413      	add	r3, r2
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	6812      	ldr	r2, [r2, #0]
 800880e:	4413      	add	r3, r2
 8008810:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008814:	881b      	ldrh	r3, [r3, #0]
 8008816:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800881a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	699a      	ldr	r2, [r3, #24]
 8008822:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008826:	429a      	cmp	r2, r3
 8008828:	d907      	bls.n	800883a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	699a      	ldr	r2, [r3, #24]
 800882e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008832:	1ad2      	subs	r2, r2, r3
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	619a      	str	r2, [r3, #24]
 8008838:	e002      	b.n	8008840 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	2200      	movs	r2, #0
 800883e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	2b00      	cmp	r3, #0
 8008846:	f040 80e1 	bne.w	8008a0c <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	785b      	ldrb	r3, [r3, #1]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d126      	bne.n	80088a0 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	633b      	str	r3, [r7, #48]	@ 0x30
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008860:	b29b      	uxth	r3, r3
 8008862:	461a      	mov	r2, r3
 8008864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008866:	4413      	add	r3, r2
 8008868:	633b      	str	r3, [r7, #48]	@ 0x30
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	00da      	lsls	r2, r3, #3
 8008870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008872:	4413      	add	r3, r2
 8008874:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008878:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800887a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887c:	881b      	ldrh	r3, [r3, #0]
 800887e:	b29b      	uxth	r3, r3
 8008880:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008884:	b29a      	uxth	r2, r3
 8008886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008888:	801a      	strh	r2, [r3, #0]
 800888a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800888c:	881b      	ldrh	r3, [r3, #0]
 800888e:	b29b      	uxth	r3, r3
 8008890:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008894:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008898:	b29a      	uxth	r2, r3
 800889a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889c:	801a      	strh	r2, [r3, #0]
 800889e:	e01a      	b.n	80088d6 <HAL_PCD_EP_DB_Transmit+0xfa>
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	785b      	ldrb	r3, [r3, #1]
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d116      	bne.n	80088d6 <HAL_PCD_EP_DB_Transmit+0xfa>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	461a      	mov	r2, r3
 80088ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088bc:	4413      	add	r3, r2
 80088be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	00da      	lsls	r2, r3, #3
 80088c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c8:	4413      	add	r3, r2
 80088ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80088d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d2:	2200      	movs	r2, #0
 80088d4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	785b      	ldrb	r3, [r3, #1]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d126      	bne.n	8008932 <HAL_PCD_EP_DB_Transmit+0x156>
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	623b      	str	r3, [r7, #32]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	461a      	mov	r2, r3
 80088f6:	6a3b      	ldr	r3, [r7, #32]
 80088f8:	4413      	add	r3, r2
 80088fa:	623b      	str	r3, [r7, #32]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	00da      	lsls	r2, r3, #3
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	4413      	add	r3, r2
 8008906:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800890a:	61fb      	str	r3, [r7, #28]
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	b29b      	uxth	r3, r3
 8008912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008916:	b29a      	uxth	r2, r3
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	801a      	strh	r2, [r3, #0]
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	881b      	ldrh	r3, [r3, #0]
 8008920:	b29b      	uxth	r3, r3
 8008922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800892a:	b29a      	uxth	r2, r3
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	801a      	strh	r2, [r3, #0]
 8008930:	e017      	b.n	8008962 <HAL_PCD_EP_DB_Transmit+0x186>
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	785b      	ldrb	r3, [r3, #1]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d113      	bne.n	8008962 <HAL_PCD_EP_DB_Transmit+0x186>
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008942:	b29b      	uxth	r3, r3
 8008944:	461a      	mov	r2, r3
 8008946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008948:	4413      	add	r3, r2
 800894a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	00da      	lsls	r2, r3, #3
 8008952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008954:	4413      	add	r3, r2
 8008956:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800895a:	627b      	str	r3, [r7, #36]	@ 0x24
 800895c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895e:	2200      	movs	r2, #0
 8008960:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	78db      	ldrb	r3, [r3, #3]
 8008966:	2b02      	cmp	r3, #2
 8008968:	d123      	bne.n	80089b2 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	4413      	add	r3, r2
 8008978:	881b      	ldrh	r3, [r3, #0]
 800897a:	b29b      	uxth	r3, r3
 800897c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008980:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008984:	837b      	strh	r3, [r7, #26]
 8008986:	8b7b      	ldrh	r3, [r7, #26]
 8008988:	f083 0320 	eor.w	r3, r3, #32
 800898c:	837b      	strh	r3, [r7, #26]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	441a      	add	r2, r3
 800899c:	8b7b      	ldrh	r3, [r7, #26]
 800899e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	4619      	mov	r1, r3
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f006 fc82 	bl	800f2c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80089be:	88fb      	ldrh	r3, [r7, #6]
 80089c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01f      	beq.n	8008a08 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	461a      	mov	r2, r3
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4413      	add	r3, r2
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089e2:	833b      	strh	r3, [r7, #24]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	461a      	mov	r2, r3
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	441a      	add	r2, r3
 80089f2:	8b3b      	ldrh	r3, [r7, #24]
 80089f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	e31f      	b.n	800904c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008a0c:	88fb      	ldrh	r3, [r7, #6]
 8008a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d021      	beq.n	8008a5a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	881b      	ldrh	r3, [r3, #0]
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a30:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	441a      	add	r2, r3
 8008a42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008a46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	f040 82ca 	bne.w	8008ffa <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	695a      	ldr	r2, [r3, #20]
 8008a6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a6e:	441a      	add	r2, r3
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	69da      	ldr	r2, [r3, #28]
 8008a78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a7c:	441a      	add	r2, r3
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	6a1a      	ldr	r2, [r3, #32]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d309      	bcc.n	8008aa2 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	691b      	ldr	r3, [r3, #16]
 8008a92:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	6a1a      	ldr	r2, [r3, #32]
 8008a98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a9a:	1ad2      	subs	r2, r2, r3
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	621a      	str	r2, [r3, #32]
 8008aa0:	e015      	b.n	8008ace <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	6a1b      	ldr	r3, [r3, #32]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d107      	bne.n	8008aba <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008aaa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008aae:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008ab8:	e009      	b.n	8008ace <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2200      	movs	r2, #0
 8008acc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	785b      	ldrb	r3, [r3, #1]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d15f      	bne.n	8008b96 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	643b      	str	r3, [r7, #64]	@ 0x40
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008aea:	4413      	add	r3, r2
 8008aec:	643b      	str	r3, [r7, #64]	@ 0x40
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	00da      	lsls	r2, r3, #3
 8008af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008af6:	4413      	add	r3, r2
 8008af8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b08:	b29a      	uxth	r2, r3
 8008b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b0c:	801a      	strh	r2, [r3, #0]
 8008b0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10a      	bne.n	8008b2a <HAL_PCD_EP_DB_Transmit+0x34e>
 8008b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b16:	881b      	ldrh	r3, [r3, #0]
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b22:	b29a      	uxth	r2, r3
 8008b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b26:	801a      	strh	r2, [r3, #0]
 8008b28:	e051      	b.n	8008bce <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008b2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b2e:	d816      	bhi.n	8008b5e <HAL_PCD_EP_DB_Transmit+0x382>
 8008b30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b32:	085b      	lsrs	r3, r3, #1
 8008b34:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d002      	beq.n	8008b46 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008b40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b42:	3301      	adds	r3, #1
 8008b44:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b48:	881b      	ldrh	r3, [r3, #0]
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	029b      	lsls	r3, r3, #10
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	4313      	orrs	r3, r2
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b5a:	801a      	strh	r2, [r3, #0]
 8008b5c:	e037      	b.n	8008bce <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008b5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b60:	095b      	lsrs	r3, r3, #5
 8008b62:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b66:	f003 031f 	and.w	r3, r3, #31
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d102      	bne.n	8008b74 <HAL_PCD_EP_DB_Transmit+0x398>
 8008b6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b70:	3b01      	subs	r3, #1
 8008b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b76:	881b      	ldrh	r3, [r3, #0]
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	029b      	lsls	r3, r3, #10
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	4313      	orrs	r3, r2
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b92:	801a      	strh	r2, [r3, #0]
 8008b94:	e01b      	b.n	8008bce <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	785b      	ldrb	r3, [r3, #1]
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d117      	bne.n	8008bce <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	461a      	mov	r2, r3
 8008bb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bb2:	4413      	add	r3, r2
 8008bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	00da      	lsls	r2, r3, #3
 8008bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008bc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bcc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	6818      	ldr	r0, [r3, #0]
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	6959      	ldr	r1, [r3, #20]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	891a      	ldrh	r2, [r3, #8]
 8008bda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	f004 fc0c 	bl	800d3fa <USB_WritePMA>
 8008be2:	e20a      	b.n	8008ffa <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	461a      	mov	r2, r3
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	00db      	lsls	r3, r3, #3
 8008bf6:	4413      	add	r3, r2
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	6812      	ldr	r2, [r2, #0]
 8008bfc:	4413      	add	r3, r2
 8008bfe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c02:	881b      	ldrh	r3, [r3, #0]
 8008c04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c08:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	699a      	ldr	r2, [r3, #24]
 8008c10:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d307      	bcc.n	8008c28 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	699a      	ldr	r2, [r3, #24]
 8008c1c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c20:	1ad2      	subs	r2, r2, r3
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	619a      	str	r2, [r3, #24]
 8008c26:	e002      	b.n	8008c2e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	f040 80f6 	bne.w	8008e24 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	785b      	ldrb	r3, [r3, #1]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d126      	bne.n	8008c8e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	461a      	mov	r2, r3
 8008c52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c54:	4413      	add	r3, r2
 8008c56:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	00da      	lsls	r2, r3, #3
 8008c5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c60:	4413      	add	r3, r2
 8008c62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c66:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c6a:	881b      	ldrh	r3, [r3, #0]
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c76:	801a      	strh	r2, [r3, #0]
 8008c78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c8a:	801a      	strh	r2, [r3, #0]
 8008c8c:	e01a      	b.n	8008cc4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	785b      	ldrb	r3, [r3, #1]
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d116      	bne.n	8008cc4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008caa:	4413      	add	r3, r2
 8008cac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	00da      	lsls	r2, r3, #3
 8008cb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	785b      	ldrb	r3, [r3, #1]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d12f      	bne.n	8008d34 <HAL_PCD_EP_DB_Transmit+0x558>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cec:	4413      	add	r3, r2
 8008cee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	00da      	lsls	r2, r3, #3
 8008cf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d18:	801a      	strh	r2, [r3, #0]
 8008d1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d1e:	881b      	ldrh	r3, [r3, #0]
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d2a:	b29a      	uxth	r2, r3
 8008d2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d30:	801a      	strh	r2, [r3, #0]
 8008d32:	e01c      	b.n	8008d6e <HAL_PCD_EP_DB_Transmit+0x592>
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	785b      	ldrb	r3, [r3, #1]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d118      	bne.n	8008d6e <HAL_PCD_EP_DB_Transmit+0x592>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	00da      	lsls	r2, r3, #3
 8008d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d5c:	4413      	add	r3, r2
 8008d5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d62:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d66:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	78db      	ldrb	r3, [r3, #3]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d127      	bne.n	8008dc6 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	4413      	add	r3, r2
 8008d84:	881b      	ldrh	r3, [r3, #0]
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d90:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008d94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008d98:	f083 0320 	eor.w	r3, r3, #32
 8008d9c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	461a      	mov	r2, r3
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	441a      	add	r2, r3
 8008dae:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008db2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008db6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	4619      	mov	r1, r3
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f006 fa78 	bl	800f2c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008dd2:	88fb      	ldrh	r3, [r7, #6]
 8008dd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d121      	bne.n	8008e20 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	461a      	mov	r2, r3
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	4413      	add	r3, r2
 8008dea:	881b      	ldrh	r3, [r3, #0]
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008df6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	441a      	add	r2, r3
 8008e08:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008e0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	e113      	b.n	800904c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008e24:	88fb      	ldrh	r3, [r7, #6]
 8008e26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d121      	bne.n	8008e72 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	461a      	mov	r2, r3
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	4413      	add	r3, r2
 8008e3c:	881b      	ldrh	r3, [r3, #0]
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e48:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	461a      	mov	r2, r3
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	441a      	add	r2, r3
 8008e5a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008e5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	f040 80be 	bne.w	8008ffa <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	695a      	ldr	r2, [r3, #20]
 8008e82:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e86:	441a      	add	r2, r3
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	69da      	ldr	r2, [r3, #28]
 8008e90:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e94:	441a      	add	r2, r3
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	6a1a      	ldr	r2, [r3, #32]
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d309      	bcc.n	8008eba <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	6a1a      	ldr	r2, [r3, #32]
 8008eb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008eb2:	1ad2      	subs	r2, r2, r3
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	621a      	str	r2, [r3, #32]
 8008eb8:	e015      	b.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d107      	bne.n	8008ed2 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008ec2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ec6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008ed0:	e009      	b.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	2200      	movs	r2, #0
 8008edc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	785b      	ldrb	r3, [r3, #1]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d15f      	bne.n	8008fb4 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	461a      	mov	r2, r3
 8008f06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f08:	4413      	add	r3, r2
 8008f0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	00da      	lsls	r2, r3, #3
 8008f12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f14:	4413      	add	r3, r2
 8008f16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f26:	b29a      	uxth	r2, r3
 8008f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f2a:	801a      	strh	r2, [r3, #0]
 8008f2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d10a      	bne.n	8008f48 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008f32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f34:	881b      	ldrh	r3, [r3, #0]
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f44:	801a      	strh	r2, [r3, #0]
 8008f46:	e04e      	b.n	8008fe6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008f48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f4c:	d816      	bhi.n	8008f7c <HAL_PCD_EP_DB_Transmit+0x7a0>
 8008f4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f50:	085b      	lsrs	r3, r3, #1
 8008f52:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d002      	beq.n	8008f64 <HAL_PCD_EP_DB_Transmit+0x788>
 8008f5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f60:	3301      	adds	r3, #1
 8008f62:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f66:	881b      	ldrh	r3, [r3, #0]
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	029b      	lsls	r3, r3, #10
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	4313      	orrs	r3, r2
 8008f74:	b29a      	uxth	r2, r3
 8008f76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f78:	801a      	strh	r2, [r3, #0]
 8008f7a:	e034      	b.n	8008fe6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008f7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f7e:	095b      	lsrs	r3, r3, #5
 8008f80:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f84:	f003 031f 	and.w	r3, r3, #31
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d102      	bne.n	8008f92 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008f8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f94:	881b      	ldrh	r3, [r3, #0]
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f9a:	b29b      	uxth	r3, r3
 8008f9c:	029b      	lsls	r3, r3, #10
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fb0:	801a      	strh	r2, [r3, #0]
 8008fb2:	e018      	b.n	8008fe6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	785b      	ldrb	r3, [r3, #1]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d114      	bne.n	8008fe6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fca:	4413      	add	r3, r2
 8008fcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	00da      	lsls	r2, r3, #3
 8008fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008fdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008fde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fe4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6818      	ldr	r0, [r3, #0]
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	6959      	ldr	r1, [r3, #20]
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	895a      	ldrh	r2, [r3, #10]
 8008ff2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	f004 fa00 	bl	800d3fa <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	461a      	mov	r2, r3
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	b29b      	uxth	r3, r3
 800900c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009014:	82fb      	strh	r3, [r7, #22]
 8009016:	8afb      	ldrh	r3, [r7, #22]
 8009018:	f083 0310 	eor.w	r3, r3, #16
 800901c:	82fb      	strh	r3, [r7, #22]
 800901e:	8afb      	ldrh	r3, [r7, #22]
 8009020:	f083 0320 	eor.w	r3, r3, #32
 8009024:	82fb      	strh	r3, [r7, #22]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	461a      	mov	r2, r3
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	441a      	add	r2, r3
 8009034:	8afb      	ldrh	r3, [r7, #22]
 8009036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800903a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800903e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009046:	b29b      	uxth	r3, r3
 8009048:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800904a:	2300      	movs	r3, #0
}
 800904c:	4618      	mov	r0, r3
 800904e:	3798      	adds	r7, #152	@ 0x98
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	607b      	str	r3, [r7, #4]
 800905e:	460b      	mov	r3, r1
 8009060:	817b      	strh	r3, [r7, #10]
 8009062:	4613      	mov	r3, r2
 8009064:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009066:	897b      	ldrh	r3, [r7, #10]
 8009068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800906c:	b29b      	uxth	r3, r3
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00b      	beq.n	800908a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009072:	897b      	ldrh	r3, [r7, #10]
 8009074:	f003 0207 	and.w	r2, r3, #7
 8009078:	4613      	mov	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4413      	add	r3, r2
 800907e:	00db      	lsls	r3, r3, #3
 8009080:	3310      	adds	r3, #16
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	4413      	add	r3, r2
 8009086:	617b      	str	r3, [r7, #20]
 8009088:	e009      	b.n	800909e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800908a:	897a      	ldrh	r2, [r7, #10]
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	4413      	add	r3, r2
 800909c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800909e:	893b      	ldrh	r3, [r7, #8]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d107      	bne.n	80090b4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	2200      	movs	r2, #0
 80090a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	80da      	strh	r2, [r3, #6]
 80090b2:	e00b      	b.n	80090cc <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	2201      	movs	r2, #1
 80090b8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	b29a      	uxth	r2, r3
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	371c      	adds	r7, #28
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr

080090da <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80090da:	b480      	push	{r7}
 80090dc:	b085      	sub	sp, #20
 80090de:	af00      	add	r7, sp, #0
 80090e0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80090fe:	b29b      	uxth	r3, r3
 8009100:	f043 0301 	orr.w	r3, r3, #1
 8009104:	b29a      	uxth	r2, r3
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009112:	b29b      	uxth	r3, r3
 8009114:	f043 0302 	orr.w	r3, r3, #2
 8009118:	b29a      	uxth	r2, r3
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	3714      	adds	r7, #20
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
	...

08009130 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009130:	b480      	push	{r7}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d141      	bne.n	80091c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800913e:	4b4b      	ldr	r3, [pc, #300]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800914a:	d131      	bne.n	80091b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800914c:	4b47      	ldr	r3, [pc, #284]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800914e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009152:	4a46      	ldr	r2, [pc, #280]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009158:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800915c:	4b43      	ldr	r3, [pc, #268]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009164:	4a41      	ldr	r2, [pc, #260]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009166:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800916a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800916c:	4b40      	ldr	r3, [pc, #256]	@ (8009270 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2232      	movs	r2, #50	@ 0x32
 8009172:	fb02 f303 	mul.w	r3, r2, r3
 8009176:	4a3f      	ldr	r2, [pc, #252]	@ (8009274 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009178:	fba2 2303 	umull	r2, r3, r2, r3
 800917c:	0c9b      	lsrs	r3, r3, #18
 800917e:	3301      	adds	r3, #1
 8009180:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009182:	e002      	b.n	800918a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	3b01      	subs	r3, #1
 8009188:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800918a:	4b38      	ldr	r3, [pc, #224]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009196:	d102      	bne.n	800919e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1f2      	bne.n	8009184 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800919e:	4b33      	ldr	r3, [pc, #204]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091a0:	695b      	ldr	r3, [r3, #20]
 80091a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091aa:	d158      	bne.n	800925e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80091ac:	2303      	movs	r3, #3
 80091ae:	e057      	b.n	8009260 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80091b0:	4b2e      	ldr	r3, [pc, #184]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091b6:	4a2d      	ldr	r2, [pc, #180]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80091c0:	e04d      	b.n	800925e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c8:	d141      	bne.n	800924e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80091ca:	4b28      	ldr	r3, [pc, #160]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80091d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091d6:	d131      	bne.n	800923c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80091d8:	4b24      	ldr	r3, [pc, #144]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091de:	4a23      	ldr	r2, [pc, #140]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80091e8:	4b20      	ldr	r3, [pc, #128]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80091f0:	4a1e      	ldr	r2, [pc, #120]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80091f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80091f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009270 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2232      	movs	r2, #50	@ 0x32
 80091fe:	fb02 f303 	mul.w	r3, r2, r3
 8009202:	4a1c      	ldr	r2, [pc, #112]	@ (8009274 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009204:	fba2 2303 	umull	r2, r3, r2, r3
 8009208:	0c9b      	lsrs	r3, r3, #18
 800920a:	3301      	adds	r3, #1
 800920c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800920e:	e002      	b.n	8009216 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	3b01      	subs	r3, #1
 8009214:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009216:	4b15      	ldr	r3, [pc, #84]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800921e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009222:	d102      	bne.n	800922a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1f2      	bne.n	8009210 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800922a:	4b10      	ldr	r3, [pc, #64]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009236:	d112      	bne.n	800925e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009238:	2303      	movs	r3, #3
 800923a:	e011      	b.n	8009260 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800923c:	4b0b      	ldr	r3, [pc, #44]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800923e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009242:	4a0a      	ldr	r2, [pc, #40]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009248:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800924c:	e007      	b.n	800925e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800924e:	4b07      	ldr	r3, [pc, #28]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009256:	4a05      	ldr	r2, [pc, #20]	@ (800926c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009258:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800925c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	40007000 	.word	0x40007000
 8009270:	2000000c 	.word	0x2000000c
 8009274:	431bde83 	.word	0x431bde83

08009278 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009278:	b480      	push	{r7}
 800927a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800927c:	4b05      	ldr	r3, [pc, #20]	@ (8009294 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	4a04      	ldr	r2, [pc, #16]	@ (8009294 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009282:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009286:	6093      	str	r3, [r2, #8]
}
 8009288:	bf00      	nop
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	40007000 	.word	0x40007000

08009298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b088      	sub	sp, #32
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d101      	bne.n	80092aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e2fe      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d075      	beq.n	80093a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092b6:	4b97      	ldr	r3, [pc, #604]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f003 030c 	and.w	r3, r3, #12
 80092be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80092c0:	4b94      	ldr	r3, [pc, #592]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	f003 0303 	and.w	r3, r3, #3
 80092c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	2b0c      	cmp	r3, #12
 80092ce:	d102      	bne.n	80092d6 <HAL_RCC_OscConfig+0x3e>
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b03      	cmp	r3, #3
 80092d4:	d002      	beq.n	80092dc <HAL_RCC_OscConfig+0x44>
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	2b08      	cmp	r3, #8
 80092da:	d10b      	bne.n	80092f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092dc:	4b8d      	ldr	r3, [pc, #564]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d05b      	beq.n	80093a0 <HAL_RCC_OscConfig+0x108>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d157      	bne.n	80093a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80092f0:	2301      	movs	r3, #1
 80092f2:	e2d9      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092fc:	d106      	bne.n	800930c <HAL_RCC_OscConfig+0x74>
 80092fe:	4b85      	ldr	r3, [pc, #532]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a84      	ldr	r2, [pc, #528]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009308:	6013      	str	r3, [r2, #0]
 800930a:	e01d      	b.n	8009348 <HAL_RCC_OscConfig+0xb0>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009314:	d10c      	bne.n	8009330 <HAL_RCC_OscConfig+0x98>
 8009316:	4b7f      	ldr	r3, [pc, #508]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a7e      	ldr	r2, [pc, #504]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800931c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009320:	6013      	str	r3, [r2, #0]
 8009322:	4b7c      	ldr	r3, [pc, #496]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a7b      	ldr	r2, [pc, #492]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800932c:	6013      	str	r3, [r2, #0]
 800932e:	e00b      	b.n	8009348 <HAL_RCC_OscConfig+0xb0>
 8009330:	4b78      	ldr	r3, [pc, #480]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a77      	ldr	r2, [pc, #476]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800933a:	6013      	str	r3, [r2, #0]
 800933c:	4b75      	ldr	r3, [pc, #468]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a74      	ldr	r2, [pc, #464]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d013      	beq.n	8009378 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009350:	f7f9 fd16 	bl	8002d80 <HAL_GetTick>
 8009354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009356:	e008      	b.n	800936a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009358:	f7f9 fd12 	bl	8002d80 <HAL_GetTick>
 800935c:	4602      	mov	r2, r0
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	2b64      	cmp	r3, #100	@ 0x64
 8009364:	d901      	bls.n	800936a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e29e      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800936a:	4b6a      	ldr	r3, [pc, #424]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009372:	2b00      	cmp	r3, #0
 8009374:	d0f0      	beq.n	8009358 <HAL_RCC_OscConfig+0xc0>
 8009376:	e014      	b.n	80093a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009378:	f7f9 fd02 	bl	8002d80 <HAL_GetTick>
 800937c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800937e:	e008      	b.n	8009392 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009380:	f7f9 fcfe 	bl	8002d80 <HAL_GetTick>
 8009384:	4602      	mov	r2, r0
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	1ad3      	subs	r3, r2, r3
 800938a:	2b64      	cmp	r3, #100	@ 0x64
 800938c:	d901      	bls.n	8009392 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800938e:	2303      	movs	r3, #3
 8009390:	e28a      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009392:	4b60      	ldr	r3, [pc, #384]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1f0      	bne.n	8009380 <HAL_RCC_OscConfig+0xe8>
 800939e:	e000      	b.n	80093a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 0302 	and.w	r3, r3, #2
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d075      	beq.n	800949a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093ae:	4b59      	ldr	r3, [pc, #356]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	f003 030c 	and.w	r3, r3, #12
 80093b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80093b8:	4b56      	ldr	r3, [pc, #344]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0303 	and.w	r3, r3, #3
 80093c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	2b0c      	cmp	r3, #12
 80093c6:	d102      	bne.n	80093ce <HAL_RCC_OscConfig+0x136>
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	2b02      	cmp	r3, #2
 80093cc:	d002      	beq.n	80093d4 <HAL_RCC_OscConfig+0x13c>
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	2b04      	cmp	r3, #4
 80093d2:	d11f      	bne.n	8009414 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093d4:	4b4f      	ldr	r3, [pc, #316]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d005      	beq.n	80093ec <HAL_RCC_OscConfig+0x154>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d101      	bne.n	80093ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80093e8:	2301      	movs	r3, #1
 80093ea:	e25d      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093ec:	4b49      	ldr	r3, [pc, #292]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	061b      	lsls	r3, r3, #24
 80093fa:	4946      	ldr	r1, [pc, #280]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80093fc:	4313      	orrs	r3, r2
 80093fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009400:	4b45      	ldr	r3, [pc, #276]	@ (8009518 <HAL_RCC_OscConfig+0x280>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4618      	mov	r0, r3
 8009406:	f7f9 fc6f 	bl	8002ce8 <HAL_InitTick>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d043      	beq.n	8009498 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e249      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d023      	beq.n	8009464 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800941c:	4b3d      	ldr	r3, [pc, #244]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a3c      	ldr	r2, [pc, #240]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009428:	f7f9 fcaa 	bl	8002d80 <HAL_GetTick>
 800942c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800942e:	e008      	b.n	8009442 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009430:	f7f9 fca6 	bl	8002d80 <HAL_GetTick>
 8009434:	4602      	mov	r2, r0
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	1ad3      	subs	r3, r2, r3
 800943a:	2b02      	cmp	r3, #2
 800943c:	d901      	bls.n	8009442 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800943e:	2303      	movs	r3, #3
 8009440:	e232      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009442:	4b34      	ldr	r3, [pc, #208]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800944a:	2b00      	cmp	r3, #0
 800944c:	d0f0      	beq.n	8009430 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800944e:	4b31      	ldr	r3, [pc, #196]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	061b      	lsls	r3, r3, #24
 800945c:	492d      	ldr	r1, [pc, #180]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800945e:	4313      	orrs	r3, r2
 8009460:	604b      	str	r3, [r1, #4]
 8009462:	e01a      	b.n	800949a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009464:	4b2b      	ldr	r3, [pc, #172]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a2a      	ldr	r2, [pc, #168]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800946a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800946e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009470:	f7f9 fc86 	bl	8002d80 <HAL_GetTick>
 8009474:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009476:	e008      	b.n	800948a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009478:	f7f9 fc82 	bl	8002d80 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	2b02      	cmp	r3, #2
 8009484:	d901      	bls.n	800948a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e20e      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800948a:	4b22      	ldr	r3, [pc, #136]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1f0      	bne.n	8009478 <HAL_RCC_OscConfig+0x1e0>
 8009496:	e000      	b.n	800949a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009498:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 0308 	and.w	r3, r3, #8
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d041      	beq.n	800952a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d01c      	beq.n	80094e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80094ae:	4b19      	ldr	r3, [pc, #100]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80094b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094b4:	4a17      	ldr	r2, [pc, #92]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80094b6:	f043 0301 	orr.w	r3, r3, #1
 80094ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094be:	f7f9 fc5f 	bl	8002d80 <HAL_GetTick>
 80094c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094c4:	e008      	b.n	80094d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094c6:	f7f9 fc5b 	bl	8002d80 <HAL_GetTick>
 80094ca:	4602      	mov	r2, r0
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	1ad3      	subs	r3, r2, r3
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d901      	bls.n	80094d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80094d4:	2303      	movs	r3, #3
 80094d6:	e1e7      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80094da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094de:	f003 0302 	and.w	r3, r3, #2
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0ef      	beq.n	80094c6 <HAL_RCC_OscConfig+0x22e>
 80094e6:	e020      	b.n	800952a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80094ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ee:	4a09      	ldr	r2, [pc, #36]	@ (8009514 <HAL_RCC_OscConfig+0x27c>)
 80094f0:	f023 0301 	bic.w	r3, r3, #1
 80094f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094f8:	f7f9 fc42 	bl	8002d80 <HAL_GetTick>
 80094fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094fe:	e00d      	b.n	800951c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009500:	f7f9 fc3e 	bl	8002d80 <HAL_GetTick>
 8009504:	4602      	mov	r2, r0
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	1ad3      	subs	r3, r2, r3
 800950a:	2b02      	cmp	r3, #2
 800950c:	d906      	bls.n	800951c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800950e:	2303      	movs	r3, #3
 8009510:	e1ca      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
 8009512:	bf00      	nop
 8009514:	40021000 	.word	0x40021000
 8009518:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800951c:	4b8c      	ldr	r3, [pc, #560]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800951e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009522:	f003 0302 	and.w	r3, r3, #2
 8009526:	2b00      	cmp	r3, #0
 8009528:	d1ea      	bne.n	8009500 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f003 0304 	and.w	r3, r3, #4
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 80a6 	beq.w	8009684 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009538:	2300      	movs	r3, #0
 800953a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800953c:	4b84      	ldr	r3, [pc, #528]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800953e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009540:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009544:	2b00      	cmp	r3, #0
 8009546:	d101      	bne.n	800954c <HAL_RCC_OscConfig+0x2b4>
 8009548:	2301      	movs	r3, #1
 800954a:	e000      	b.n	800954e <HAL_RCC_OscConfig+0x2b6>
 800954c:	2300      	movs	r3, #0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d00d      	beq.n	800956e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009552:	4b7f      	ldr	r3, [pc, #508]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009556:	4a7e      	ldr	r2, [pc, #504]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800955c:	6593      	str	r3, [r2, #88]	@ 0x58
 800955e:	4b7c      	ldr	r3, [pc, #496]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009566:	60fb      	str	r3, [r7, #12]
 8009568:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800956a:	2301      	movs	r3, #1
 800956c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800956e:	4b79      	ldr	r3, [pc, #484]	@ (8009754 <HAL_RCC_OscConfig+0x4bc>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009576:	2b00      	cmp	r3, #0
 8009578:	d118      	bne.n	80095ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800957a:	4b76      	ldr	r3, [pc, #472]	@ (8009754 <HAL_RCC_OscConfig+0x4bc>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a75      	ldr	r2, [pc, #468]	@ (8009754 <HAL_RCC_OscConfig+0x4bc>)
 8009580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009586:	f7f9 fbfb 	bl	8002d80 <HAL_GetTick>
 800958a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800958c:	e008      	b.n	80095a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800958e:	f7f9 fbf7 	bl	8002d80 <HAL_GetTick>
 8009592:	4602      	mov	r2, r0
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	1ad3      	subs	r3, r2, r3
 8009598:	2b02      	cmp	r3, #2
 800959a:	d901      	bls.n	80095a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800959c:	2303      	movs	r3, #3
 800959e:	e183      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80095a0:	4b6c      	ldr	r3, [pc, #432]	@ (8009754 <HAL_RCC_OscConfig+0x4bc>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d0f0      	beq.n	800958e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d108      	bne.n	80095c6 <HAL_RCC_OscConfig+0x32e>
 80095b4:	4b66      	ldr	r3, [pc, #408]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ba:	4a65      	ldr	r2, [pc, #404]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095bc:	f043 0301 	orr.w	r3, r3, #1
 80095c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095c4:	e024      	b.n	8009610 <HAL_RCC_OscConfig+0x378>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	2b05      	cmp	r3, #5
 80095cc:	d110      	bne.n	80095f0 <HAL_RCC_OscConfig+0x358>
 80095ce:	4b60      	ldr	r3, [pc, #384]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d4:	4a5e      	ldr	r2, [pc, #376]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095d6:	f043 0304 	orr.w	r3, r3, #4
 80095da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095de:	4b5c      	ldr	r3, [pc, #368]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e4:	4a5a      	ldr	r2, [pc, #360]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095e6:	f043 0301 	orr.w	r3, r3, #1
 80095ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095ee:	e00f      	b.n	8009610 <HAL_RCC_OscConfig+0x378>
 80095f0:	4b57      	ldr	r3, [pc, #348]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f6:	4a56      	ldr	r2, [pc, #344]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80095f8:	f023 0301 	bic.w	r3, r3, #1
 80095fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009600:	4b53      	ldr	r3, [pc, #332]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009606:	4a52      	ldr	r2, [pc, #328]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009608:	f023 0304 	bic.w	r3, r3, #4
 800960c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d016      	beq.n	8009646 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009618:	f7f9 fbb2 	bl	8002d80 <HAL_GetTick>
 800961c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800961e:	e00a      	b.n	8009636 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009620:	f7f9 fbae 	bl	8002d80 <HAL_GetTick>
 8009624:	4602      	mov	r2, r0
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	1ad3      	subs	r3, r2, r3
 800962a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800962e:	4293      	cmp	r3, r2
 8009630:	d901      	bls.n	8009636 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009632:	2303      	movs	r3, #3
 8009634:	e138      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009636:	4b46      	ldr	r3, [pc, #280]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800963c:	f003 0302 	and.w	r3, r3, #2
 8009640:	2b00      	cmp	r3, #0
 8009642:	d0ed      	beq.n	8009620 <HAL_RCC_OscConfig+0x388>
 8009644:	e015      	b.n	8009672 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009646:	f7f9 fb9b 	bl	8002d80 <HAL_GetTick>
 800964a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800964c:	e00a      	b.n	8009664 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800964e:	f7f9 fb97 	bl	8002d80 <HAL_GetTick>
 8009652:	4602      	mov	r2, r0
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	1ad3      	subs	r3, r2, r3
 8009658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800965c:	4293      	cmp	r3, r2
 800965e:	d901      	bls.n	8009664 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009660:	2303      	movs	r3, #3
 8009662:	e121      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009664:	4b3a      	ldr	r3, [pc, #232]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1ed      	bne.n	800964e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009672:	7ffb      	ldrb	r3, [r7, #31]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d105      	bne.n	8009684 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009678:	4b35      	ldr	r3, [pc, #212]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800967a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800967c:	4a34      	ldr	r2, [pc, #208]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800967e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009682:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f003 0320 	and.w	r3, r3, #32
 800968c:	2b00      	cmp	r3, #0
 800968e:	d03c      	beq.n	800970a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	699b      	ldr	r3, [r3, #24]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d01c      	beq.n	80096d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009698:	4b2d      	ldr	r3, [pc, #180]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800969a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800969e:	4a2c      	ldr	r2, [pc, #176]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80096a0:	f043 0301 	orr.w	r3, r3, #1
 80096a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096a8:	f7f9 fb6a 	bl	8002d80 <HAL_GetTick>
 80096ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80096ae:	e008      	b.n	80096c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096b0:	f7f9 fb66 	bl	8002d80 <HAL_GetTick>
 80096b4:	4602      	mov	r2, r0
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	1ad3      	subs	r3, r2, r3
 80096ba:	2b02      	cmp	r3, #2
 80096bc:	d901      	bls.n	80096c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e0f2      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80096c2:	4b23      	ldr	r3, [pc, #140]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80096c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096c8:	f003 0302 	and.w	r3, r3, #2
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d0ef      	beq.n	80096b0 <HAL_RCC_OscConfig+0x418>
 80096d0:	e01b      	b.n	800970a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80096d2:	4b1f      	ldr	r3, [pc, #124]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80096d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80096da:	f023 0301 	bic.w	r3, r3, #1
 80096de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096e2:	f7f9 fb4d 	bl	8002d80 <HAL_GetTick>
 80096e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096e8:	e008      	b.n	80096fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096ea:	f7f9 fb49 	bl	8002d80 <HAL_GetTick>
 80096ee:	4602      	mov	r2, r0
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	1ad3      	subs	r3, r2, r3
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d901      	bls.n	80096fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e0d5      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096fc:	4b14      	ldr	r3, [pc, #80]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 80096fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009702:	f003 0302 	and.w	r3, r3, #2
 8009706:	2b00      	cmp	r3, #0
 8009708:	d1ef      	bne.n	80096ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	69db      	ldr	r3, [r3, #28]
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 80c9 	beq.w	80098a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009714:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	f003 030c 	and.w	r3, r3, #12
 800971c:	2b0c      	cmp	r3, #12
 800971e:	f000 8083 	beq.w	8009828 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	69db      	ldr	r3, [r3, #28]
 8009726:	2b02      	cmp	r3, #2
 8009728:	d15e      	bne.n	80097e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800972a:	4b09      	ldr	r3, [pc, #36]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a08      	ldr	r2, [pc, #32]	@ (8009750 <HAL_RCC_OscConfig+0x4b8>)
 8009730:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009734:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009736:	f7f9 fb23 	bl	8002d80 <HAL_GetTick>
 800973a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800973c:	e00c      	b.n	8009758 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800973e:	f7f9 fb1f 	bl	8002d80 <HAL_GetTick>
 8009742:	4602      	mov	r2, r0
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	2b02      	cmp	r3, #2
 800974a:	d905      	bls.n	8009758 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800974c:	2303      	movs	r3, #3
 800974e:	e0ab      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
 8009750:	40021000 	.word	0x40021000
 8009754:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009758:	4b55      	ldr	r3, [pc, #340]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1ec      	bne.n	800973e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009764:	4b52      	ldr	r3, [pc, #328]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 8009766:	68da      	ldr	r2, [r3, #12]
 8009768:	4b52      	ldr	r3, [pc, #328]	@ (80098b4 <HAL_RCC_OscConfig+0x61c>)
 800976a:	4013      	ands	r3, r2
 800976c:	687a      	ldr	r2, [r7, #4]
 800976e:	6a11      	ldr	r1, [r2, #32]
 8009770:	687a      	ldr	r2, [r7, #4]
 8009772:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009774:	3a01      	subs	r2, #1
 8009776:	0112      	lsls	r2, r2, #4
 8009778:	4311      	orrs	r1, r2
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800977e:	0212      	lsls	r2, r2, #8
 8009780:	4311      	orrs	r1, r2
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009786:	0852      	lsrs	r2, r2, #1
 8009788:	3a01      	subs	r2, #1
 800978a:	0552      	lsls	r2, r2, #21
 800978c:	4311      	orrs	r1, r2
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009792:	0852      	lsrs	r2, r2, #1
 8009794:	3a01      	subs	r2, #1
 8009796:	0652      	lsls	r2, r2, #25
 8009798:	4311      	orrs	r1, r2
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800979e:	06d2      	lsls	r2, r2, #27
 80097a0:	430a      	orrs	r2, r1
 80097a2:	4943      	ldr	r1, [pc, #268]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097a4:	4313      	orrs	r3, r2
 80097a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80097a8:	4b41      	ldr	r3, [pc, #260]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a40      	ldr	r2, [pc, #256]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80097b4:	4b3e      	ldr	r3, [pc, #248]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097b6:	68db      	ldr	r3, [r3, #12]
 80097b8:	4a3d      	ldr	r2, [pc, #244]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097c0:	f7f9 fade 	bl	8002d80 <HAL_GetTick>
 80097c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097c6:	e008      	b.n	80097da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097c8:	f7f9 fada 	bl	8002d80 <HAL_GetTick>
 80097cc:	4602      	mov	r2, r0
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d901      	bls.n	80097da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e066      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097da:	4b35      	ldr	r3, [pc, #212]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d0f0      	beq.n	80097c8 <HAL_RCC_OscConfig+0x530>
 80097e6:	e05e      	b.n	80098a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097e8:	4b31      	ldr	r3, [pc, #196]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a30      	ldr	r2, [pc, #192]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 80097ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097f4:	f7f9 fac4 	bl	8002d80 <HAL_GetTick>
 80097f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097fa:	e008      	b.n	800980e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097fc:	f7f9 fac0 	bl	8002d80 <HAL_GetTick>
 8009800:	4602      	mov	r2, r0
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	1ad3      	subs	r3, r2, r3
 8009806:	2b02      	cmp	r3, #2
 8009808:	d901      	bls.n	800980e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e04c      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800980e:	4b28      	ldr	r3, [pc, #160]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d1f0      	bne.n	80097fc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800981a:	4b25      	ldr	r3, [pc, #148]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 800981c:	68da      	ldr	r2, [r3, #12]
 800981e:	4924      	ldr	r1, [pc, #144]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 8009820:	4b25      	ldr	r3, [pc, #148]	@ (80098b8 <HAL_RCC_OscConfig+0x620>)
 8009822:	4013      	ands	r3, r2
 8009824:	60cb      	str	r3, [r1, #12]
 8009826:	e03e      	b.n	80098a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	69db      	ldr	r3, [r3, #28]
 800982c:	2b01      	cmp	r3, #1
 800982e:	d101      	bne.n	8009834 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	e039      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009834:	4b1e      	ldr	r3, [pc, #120]	@ (80098b0 <HAL_RCC_OscConfig+0x618>)
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	f003 0203 	and.w	r2, r3, #3
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a1b      	ldr	r3, [r3, #32]
 8009844:	429a      	cmp	r2, r3
 8009846:	d12c      	bne.n	80098a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009852:	3b01      	subs	r3, #1
 8009854:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009856:	429a      	cmp	r2, r3
 8009858:	d123      	bne.n	80098a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009864:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009866:	429a      	cmp	r2, r3
 8009868:	d11b      	bne.n	80098a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009874:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009876:	429a      	cmp	r2, r3
 8009878:	d113      	bne.n	80098a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009884:	085b      	lsrs	r3, r3, #1
 8009886:	3b01      	subs	r3, #1
 8009888:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800988a:	429a      	cmp	r2, r3
 800988c:	d109      	bne.n	80098a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009898:	085b      	lsrs	r3, r3, #1
 800989a:	3b01      	subs	r3, #1
 800989c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800989e:	429a      	cmp	r2, r3
 80098a0:	d001      	beq.n	80098a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80098a2:	2301      	movs	r3, #1
 80098a4:	e000      	b.n	80098a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3720      	adds	r7, #32
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}
 80098b0:	40021000 	.word	0x40021000
 80098b4:	019f800c 	.word	0x019f800c
 80098b8:	feeefffc 	.word	0xfeeefffc

080098bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80098c6:	2300      	movs	r3, #0
 80098c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d101      	bne.n	80098d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80098d0:	2301      	movs	r3, #1
 80098d2:	e11e      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80098d4:	4b91      	ldr	r3, [pc, #580]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f003 030f 	and.w	r3, r3, #15
 80098dc:	683a      	ldr	r2, [r7, #0]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d910      	bls.n	8009904 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098e2:	4b8e      	ldr	r3, [pc, #568]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f023 020f 	bic.w	r2, r3, #15
 80098ea:	498c      	ldr	r1, [pc, #560]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80098f2:	4b8a      	ldr	r3, [pc, #552]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 030f 	and.w	r3, r3, #15
 80098fa:	683a      	ldr	r2, [r7, #0]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d001      	beq.n	8009904 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009900:	2301      	movs	r3, #1
 8009902:	e106      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 0301 	and.w	r3, r3, #1
 800990c:	2b00      	cmp	r3, #0
 800990e:	d073      	beq.n	80099f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	2b03      	cmp	r3, #3
 8009916:	d129      	bne.n	800996c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009918:	4b81      	ldr	r3, [pc, #516]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009920:	2b00      	cmp	r3, #0
 8009922:	d101      	bne.n	8009928 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	e0f4      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009928:	f000 f99e 	bl	8009c68 <RCC_GetSysClockFreqFromPLLSource>
 800992c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	4a7c      	ldr	r2, [pc, #496]	@ (8009b24 <HAL_RCC_ClockConfig+0x268>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d93f      	bls.n	80099b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009936:	4b7a      	ldr	r3, [pc, #488]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800993e:	2b00      	cmp	r3, #0
 8009940:	d009      	beq.n	8009956 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800994a:	2b00      	cmp	r3, #0
 800994c:	d033      	beq.n	80099b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009952:	2b00      	cmp	r3, #0
 8009954:	d12f      	bne.n	80099b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009956:	4b72      	ldr	r3, [pc, #456]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800995e:	4a70      	ldr	r2, [pc, #448]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009964:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009966:	2380      	movs	r3, #128	@ 0x80
 8009968:	617b      	str	r3, [r7, #20]
 800996a:	e024      	b.n	80099b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	2b02      	cmp	r3, #2
 8009972:	d107      	bne.n	8009984 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009974:	4b6a      	ldr	r3, [pc, #424]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800997c:	2b00      	cmp	r3, #0
 800997e:	d109      	bne.n	8009994 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e0c6      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009984:	4b66      	ldr	r3, [pc, #408]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800998c:	2b00      	cmp	r3, #0
 800998e:	d101      	bne.n	8009994 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e0be      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009994:	f000 f8ce 	bl	8009b34 <HAL_RCC_GetSysClockFreq>
 8009998:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	4a61      	ldr	r2, [pc, #388]	@ (8009b24 <HAL_RCC_ClockConfig+0x268>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d909      	bls.n	80099b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80099a2:	4b5f      	ldr	r3, [pc, #380]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 80099a4:	689b      	ldr	r3, [r3, #8]
 80099a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099aa:	4a5d      	ldr	r2, [pc, #372]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 80099ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80099b2:	2380      	movs	r3, #128	@ 0x80
 80099b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80099b6:	4b5a      	ldr	r3, [pc, #360]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 80099b8:	689b      	ldr	r3, [r3, #8]
 80099ba:	f023 0203 	bic.w	r2, r3, #3
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	4957      	ldr	r1, [pc, #348]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 80099c4:	4313      	orrs	r3, r2
 80099c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099c8:	f7f9 f9da 	bl	8002d80 <HAL_GetTick>
 80099cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099ce:	e00a      	b.n	80099e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099d0:	f7f9 f9d6 	bl	8002d80 <HAL_GetTick>
 80099d4:	4602      	mov	r2, r0
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	1ad3      	subs	r3, r2, r3
 80099da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099de:	4293      	cmp	r3, r2
 80099e0:	d901      	bls.n	80099e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e095      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099e6:	4b4e      	ldr	r3, [pc, #312]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	f003 020c 	and.w	r2, r3, #12
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d1eb      	bne.n	80099d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0302 	and.w	r3, r3, #2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d023      	beq.n	8009a4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f003 0304 	and.w	r3, r3, #4
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d005      	beq.n	8009a1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009a10:	4b43      	ldr	r3, [pc, #268]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	4a42      	ldr	r2, [pc, #264]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009a1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f003 0308 	and.w	r3, r3, #8
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d007      	beq.n	8009a38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009a28:	4b3d      	ldr	r3, [pc, #244]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009a30:	4a3b      	ldr	r2, [pc, #236]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009a36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a38:	4b39      	ldr	r3, [pc, #228]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	4936      	ldr	r1, [pc, #216]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a46:	4313      	orrs	r3, r2
 8009a48:	608b      	str	r3, [r1, #8]
 8009a4a:	e008      	b.n	8009a5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	2b80      	cmp	r3, #128	@ 0x80
 8009a50:	d105      	bne.n	8009a5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009a52:	4b33      	ldr	r3, [pc, #204]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	4a32      	ldr	r2, [pc, #200]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009a58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 030f 	and.w	r3, r3, #15
 8009a66:	683a      	ldr	r2, [r7, #0]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d21d      	bcs.n	8009aa8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f023 020f 	bic.w	r2, r3, #15
 8009a74:	4929      	ldr	r1, [pc, #164]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009a7c:	f7f9 f980 	bl	8002d80 <HAL_GetTick>
 8009a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a82:	e00a      	b.n	8009a9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a84:	f7f9 f97c 	bl	8002d80 <HAL_GetTick>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	1ad3      	subs	r3, r2, r3
 8009a8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d901      	bls.n	8009a9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009a96:	2303      	movs	r3, #3
 8009a98:	e03b      	b.n	8009b12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a9a:	4b20      	ldr	r3, [pc, #128]	@ (8009b1c <HAL_RCC_ClockConfig+0x260>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 030f 	and.w	r3, r3, #15
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d1ed      	bne.n	8009a84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0304 	and.w	r3, r3, #4
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d008      	beq.n	8009ac6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	4917      	ldr	r1, [pc, #92]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f003 0308 	and.w	r3, r3, #8
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d009      	beq.n	8009ae6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ad2:	4b13      	ldr	r3, [pc, #76]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009ad4:	689b      	ldr	r3, [r3, #8]
 8009ad6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	490f      	ldr	r1, [pc, #60]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009ae6:	f000 f825 	bl	8009b34 <HAL_RCC_GetSysClockFreq>
 8009aea:	4602      	mov	r2, r0
 8009aec:	4b0c      	ldr	r3, [pc, #48]	@ (8009b20 <HAL_RCC_ClockConfig+0x264>)
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	091b      	lsrs	r3, r3, #4
 8009af2:	f003 030f 	and.w	r3, r3, #15
 8009af6:	490c      	ldr	r1, [pc, #48]	@ (8009b28 <HAL_RCC_ClockConfig+0x26c>)
 8009af8:	5ccb      	ldrb	r3, [r1, r3]
 8009afa:	f003 031f 	and.w	r3, r3, #31
 8009afe:	fa22 f303 	lsr.w	r3, r2, r3
 8009b02:	4a0a      	ldr	r2, [pc, #40]	@ (8009b2c <HAL_RCC_ClockConfig+0x270>)
 8009b04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009b06:	4b0a      	ldr	r3, [pc, #40]	@ (8009b30 <HAL_RCC_ClockConfig+0x274>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7f9 f8ec 	bl	8002ce8 <HAL_InitTick>
 8009b10:	4603      	mov	r3, r0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3718      	adds	r7, #24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	40022000 	.word	0x40022000
 8009b20:	40021000 	.word	0x40021000
 8009b24:	04c4b400 	.word	0x04c4b400
 8009b28:	08010a34 	.word	0x08010a34
 8009b2c:	2000000c 	.word	0x2000000c
 8009b30:	20000010 	.word	0x20000010

08009b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b087      	sub	sp, #28
 8009b38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	f003 030c 	and.w	r3, r3, #12
 8009b42:	2b04      	cmp	r3, #4
 8009b44:	d102      	bne.n	8009b4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009b46:	4b2a      	ldr	r3, [pc, #168]	@ (8009bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009b48:	613b      	str	r3, [r7, #16]
 8009b4a:	e047      	b.n	8009bdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009b4c:	4b27      	ldr	r3, [pc, #156]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f003 030c 	and.w	r3, r3, #12
 8009b54:	2b08      	cmp	r3, #8
 8009b56:	d102      	bne.n	8009b5e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009b58:	4b26      	ldr	r3, [pc, #152]	@ (8009bf4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b5a:	613b      	str	r3, [r7, #16]
 8009b5c:	e03e      	b.n	8009bdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b5e:	4b23      	ldr	r3, [pc, #140]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	f003 030c 	and.w	r3, r3, #12
 8009b66:	2b0c      	cmp	r3, #12
 8009b68:	d136      	bne.n	8009bd8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009b6a:	4b20      	ldr	r3, [pc, #128]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	f003 0303 	and.w	r3, r3, #3
 8009b72:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009b74:	4b1d      	ldr	r3, [pc, #116]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b76:	68db      	ldr	r3, [r3, #12]
 8009b78:	091b      	lsrs	r3, r3, #4
 8009b7a:	f003 030f 	and.w	r3, r3, #15
 8009b7e:	3301      	adds	r3, #1
 8009b80:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2b03      	cmp	r3, #3
 8009b86:	d10c      	bne.n	8009ba2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009b88:	4a1a      	ldr	r2, [pc, #104]	@ (8009bf4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b90:	4a16      	ldr	r2, [pc, #88]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b92:	68d2      	ldr	r2, [r2, #12]
 8009b94:	0a12      	lsrs	r2, r2, #8
 8009b96:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009b9a:	fb02 f303 	mul.w	r3, r2, r3
 8009b9e:	617b      	str	r3, [r7, #20]
      break;
 8009ba0:	e00c      	b.n	8009bbc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009ba2:	4a13      	ldr	r2, [pc, #76]	@ (8009bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009baa:	4a10      	ldr	r2, [pc, #64]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009bac:	68d2      	ldr	r2, [r2, #12]
 8009bae:	0a12      	lsrs	r2, r2, #8
 8009bb0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009bb4:	fb02 f303 	mul.w	r3, r2, r3
 8009bb8:	617b      	str	r3, [r7, #20]
      break;
 8009bba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8009bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	0e5b      	lsrs	r3, r3, #25
 8009bc2:	f003 0303 	and.w	r3, r3, #3
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	005b      	lsls	r3, r3, #1
 8009bca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009bcc:	697a      	ldr	r2, [r7, #20]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bd4:	613b      	str	r3, [r7, #16]
 8009bd6:	e001      	b.n	8009bdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009bdc:	693b      	ldr	r3, [r7, #16]
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	371c      	adds	r7, #28
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	40021000 	.word	0x40021000
 8009bf0:	00f42400 	.word	0x00f42400
 8009bf4:	007a1200 	.word	0x007a1200

08009bf8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009bfc:	4b03      	ldr	r3, [pc, #12]	@ (8009c0c <HAL_RCC_GetHCLKFreq+0x14>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr
 8009c0a:	bf00      	nop
 8009c0c:	2000000c 	.word	0x2000000c

08009c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009c14:	f7ff fff0 	bl	8009bf8 <HAL_RCC_GetHCLKFreq>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	4b06      	ldr	r3, [pc, #24]	@ (8009c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	0a1b      	lsrs	r3, r3, #8
 8009c20:	f003 0307 	and.w	r3, r3, #7
 8009c24:	4904      	ldr	r1, [pc, #16]	@ (8009c38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c26:	5ccb      	ldrb	r3, [r1, r3]
 8009c28:	f003 031f 	and.w	r3, r3, #31
 8009c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	40021000 	.word	0x40021000
 8009c38:	08010a44 	.word	0x08010a44

08009c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009c40:	f7ff ffda 	bl	8009bf8 <HAL_RCC_GetHCLKFreq>
 8009c44:	4602      	mov	r2, r0
 8009c46:	4b06      	ldr	r3, [pc, #24]	@ (8009c60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	0adb      	lsrs	r3, r3, #11
 8009c4c:	f003 0307 	and.w	r3, r3, #7
 8009c50:	4904      	ldr	r1, [pc, #16]	@ (8009c64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c52:	5ccb      	ldrb	r3, [r1, r3]
 8009c54:	f003 031f 	and.w	r3, r3, #31
 8009c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	bd80      	pop	{r7, pc}
 8009c60:	40021000 	.word	0x40021000
 8009c64:	08010a44 	.word	0x08010a44

08009c68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b087      	sub	sp, #28
 8009c6c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8009ce8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	f003 0303 	and.w	r3, r3, #3
 8009c76:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009c78:	4b1b      	ldr	r3, [pc, #108]	@ (8009ce8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	091b      	lsrs	r3, r3, #4
 8009c7e:	f003 030f 	and.w	r3, r3, #15
 8009c82:	3301      	adds	r3, #1
 8009c84:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	2b03      	cmp	r3, #3
 8009c8a:	d10c      	bne.n	8009ca6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009c8c:	4a17      	ldr	r2, [pc, #92]	@ (8009cec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c94:	4a14      	ldr	r2, [pc, #80]	@ (8009ce8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c96:	68d2      	ldr	r2, [r2, #12]
 8009c98:	0a12      	lsrs	r2, r2, #8
 8009c9a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009c9e:	fb02 f303 	mul.w	r3, r2, r3
 8009ca2:	617b      	str	r3, [r7, #20]
    break;
 8009ca4:	e00c      	b.n	8009cc0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009ca6:	4a12      	ldr	r2, [pc, #72]	@ (8009cf0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cae:	4a0e      	ldr	r2, [pc, #56]	@ (8009ce8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009cb0:	68d2      	ldr	r2, [r2, #12]
 8009cb2:	0a12      	lsrs	r2, r2, #8
 8009cb4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009cb8:	fb02 f303 	mul.w	r3, r2, r3
 8009cbc:	617b      	str	r3, [r7, #20]
    break;
 8009cbe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009cc0:	4b09      	ldr	r3, [pc, #36]	@ (8009ce8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009cc2:	68db      	ldr	r3, [r3, #12]
 8009cc4:	0e5b      	lsrs	r3, r3, #25
 8009cc6:	f003 0303 	and.w	r3, r3, #3
 8009cca:	3301      	adds	r3, #1
 8009ccc:	005b      	lsls	r3, r3, #1
 8009cce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009cd0:	697a      	ldr	r2, [r7, #20]
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cd8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009cda:	687b      	ldr	r3, [r7, #4]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	371c      	adds	r7, #28
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr
 8009ce8:	40021000 	.word	0x40021000
 8009cec:	007a1200 	.word	0x007a1200
 8009cf0:	00f42400 	.word	0x00f42400

08009cf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009d00:	2300      	movs	r3, #0
 8009d02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f000 8098 	beq.w	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d12:	2300      	movs	r3, #0
 8009d14:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d16:	4b43      	ldr	r3, [pc, #268]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d10d      	bne.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d22:	4b40      	ldr	r3, [pc, #256]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d26:	4a3f      	ldr	r2, [pc, #252]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d36:	60bb      	str	r3, [r7, #8]
 8009d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a39      	ldr	r2, [pc, #228]	@ (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d4a:	f7f9 f819 	bl	8002d80 <HAL_GetTick>
 8009d4e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d50:	e009      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d52:	f7f9 f815 	bl	8002d80 <HAL_GetTick>
 8009d56:	4602      	mov	r2, r0
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	1ad3      	subs	r3, r2, r3
 8009d5c:	2b02      	cmp	r3, #2
 8009d5e:	d902      	bls.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009d60:	2303      	movs	r3, #3
 8009d62:	74fb      	strb	r3, [r7, #19]
        break;
 8009d64:	e005      	b.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d66:	4b30      	ldr	r3, [pc, #192]	@ (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d0ef      	beq.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009d72:	7cfb      	ldrb	r3, [r7, #19]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d159      	bne.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009d78:	4b2a      	ldr	r3, [pc, #168]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d82:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d01e      	beq.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d8e:	697a      	ldr	r2, [r7, #20]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d019      	beq.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009d94:	4b23      	ldr	r3, [pc, #140]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009da0:	4b20      	ldr	r3, [pc, #128]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da6:	4a1f      	ldr	r2, [pc, #124]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009db0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009db6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009dbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009dc0:	4a18      	ldr	r2, [pc, #96]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	f003 0301 	and.w	r3, r3, #1
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d016      	beq.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dd2:	f7f8 ffd5 	bl	8002d80 <HAL_GetTick>
 8009dd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dd8:	e00b      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dda:	f7f8 ffd1 	bl	8002d80 <HAL_GetTick>
 8009dde:	4602      	mov	r2, r0
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d902      	bls.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009dec:	2303      	movs	r3, #3
 8009dee:	74fb      	strb	r3, [r7, #19]
            break;
 8009df0:	e006      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009df2:	4b0c      	ldr	r3, [pc, #48]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009df8:	f003 0302 	and.w	r3, r3, #2
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d0ec      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009e00:	7cfb      	ldrb	r3, [r7, #19]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10b      	bne.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009e06:	4b07      	ldr	r3, [pc, #28]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e14:	4903      	ldr	r1, [pc, #12]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e16:	4313      	orrs	r3, r2
 8009e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009e1c:	e008      	b.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009e1e:	7cfb      	ldrb	r3, [r7, #19]
 8009e20:	74bb      	strb	r3, [r7, #18]
 8009e22:	e005      	b.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009e24:	40021000 	.word	0x40021000
 8009e28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e2c:	7cfb      	ldrb	r3, [r7, #19]
 8009e2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e30:	7c7b      	ldrb	r3, [r7, #17]
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d105      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e36:	4ba6      	ldr	r3, [pc, #664]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e3a:	4aa5      	ldr	r2, [pc, #660]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e40:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f003 0301 	and.w	r3, r3, #1
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00a      	beq.n	8009e64 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e4e:	4ba0      	ldr	r3, [pc, #640]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e54:	f023 0203 	bic.w	r2, r3, #3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	499c      	ldr	r1, [pc, #624]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f003 0302 	and.w	r3, r3, #2
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d00a      	beq.n	8009e86 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e70:	4b97      	ldr	r3, [pc, #604]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e76:	f023 020c 	bic.w	r2, r3, #12
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	4994      	ldr	r1, [pc, #592]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e80:	4313      	orrs	r3, r2
 8009e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0304 	and.w	r3, r3, #4
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00a      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009e92:	4b8f      	ldr	r3, [pc, #572]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e98:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	498b      	ldr	r1, [pc, #556]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f003 0308 	and.w	r3, r3, #8
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00a      	beq.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009eb4:	4b86      	ldr	r3, [pc, #536]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	691b      	ldr	r3, [r3, #16]
 8009ec2:	4983      	ldr	r1, [pc, #524]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0320 	and.w	r3, r3, #32
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00a      	beq.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ed6:	4b7e      	ldr	r3, [pc, #504]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009edc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	695b      	ldr	r3, [r3, #20]
 8009ee4:	497a      	ldr	r1, [pc, #488]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d00a      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009ef8:	4b75      	ldr	r3, [pc, #468]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	699b      	ldr	r3, [r3, #24]
 8009f06:	4972      	ldr	r1, [pc, #456]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00a      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009f1a:	4b6d      	ldr	r3, [pc, #436]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	69db      	ldr	r3, [r3, #28]
 8009f28:	4969      	ldr	r1, [pc, #420]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00a      	beq.n	8009f52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009f3c:	4b64      	ldr	r3, [pc, #400]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a1b      	ldr	r3, [r3, #32]
 8009f4a:	4961      	ldr	r1, [pc, #388]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00a      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f5e:	4b5c      	ldr	r3, [pc, #368]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f6c:	4958      	ldr	r1, [pc, #352]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d015      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009f80:	4b53      	ldr	r3, [pc, #332]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f8e:	4950      	ldr	r1, [pc, #320]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009f90:	4313      	orrs	r3, r2
 8009f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f9e:	d105      	bne.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fa0:	4b4b      	ldr	r3, [pc, #300]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	4a4a      	ldr	r2, [pc, #296]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009faa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d015      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009fb8:	4b45      	ldr	r3, [pc, #276]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fbe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc6:	4942      	ldr	r1, [pc, #264]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fd6:	d105      	bne.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fd8:	4b3d      	ldr	r3, [pc, #244]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	4a3c      	ldr	r2, [pc, #240]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009fde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fe2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d015      	beq.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009ff0:	4b37      	ldr	r3, [pc, #220]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ff6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ffe:	4934      	ldr	r1, [pc, #208]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a000:	4313      	orrs	r3, r2
 800a002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a00a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a00e:	d105      	bne.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a010:	4b2f      	ldr	r3, [pc, #188]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	4a2e      	ldr	r2, [pc, #184]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a016:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a01a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a024:	2b00      	cmp	r3, #0
 800a026:	d015      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a028:	4b29      	ldr	r3, [pc, #164]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a02a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a02e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a036:	4926      	ldr	r1, [pc, #152]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a038:	4313      	orrs	r3, r2
 800a03a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a042:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a046:	d105      	bne.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a048:	4b21      	ldr	r3, [pc, #132]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a04a:	68db      	ldr	r3, [r3, #12]
 800a04c:	4a20      	ldr	r2, [pc, #128]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a04e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a052:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d015      	beq.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a060:	4b1b      	ldr	r3, [pc, #108]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a066:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a06e:	4918      	ldr	r1, [pc, #96]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a070:	4313      	orrs	r3, r2
 800a072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a07e:	d105      	bne.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a080:	4b13      	ldr	r3, [pc, #76]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	4a12      	ldr	r2, [pc, #72]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a086:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a08a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a094:	2b00      	cmp	r3, #0
 800a096:	d015      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a098:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a09a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a09e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0a6:	490a      	ldr	r1, [pc, #40]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0b6:	d105      	bne.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a0b8:	4b05      	ldr	r3, [pc, #20]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	4a04      	ldr	r2, [pc, #16]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a0c4:	7cbb      	ldrb	r3, [r7, #18]
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3718      	adds	r7, #24
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	40021000 	.word	0x40021000

0800a0d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d101      	bne.n	800a0e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e09d      	b.n	800a222 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d108      	bne.n	800a100 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a0f6:	d009      	beq.n	800a10c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	61da      	str	r2, [r3, #28]
 800a0fe:	e005      	b.n	800a10c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d106      	bne.n	800a12c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f87f 	bl	800a22a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2202      	movs	r2, #2
 800a130:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a142:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a14c:	d902      	bls.n	800a154 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a14e:	2300      	movs	r3, #0
 800a150:	60fb      	str	r3, [r7, #12]
 800a152:	e002      	b.n	800a15a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a158:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a162:	d007      	beq.n	800a174 <HAL_SPI_Init+0xa0>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a16c:	d002      	beq.n	800a174 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a184:	431a      	orrs	r2, r3
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	691b      	ldr	r3, [r3, #16]
 800a18a:	f003 0302 	and.w	r3, r3, #2
 800a18e:	431a      	orrs	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	695b      	ldr	r3, [r3, #20]
 800a194:	f003 0301 	and.w	r3, r3, #1
 800a198:	431a      	orrs	r2, r3
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	699b      	ldr	r3, [r3, #24]
 800a19e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	69db      	ldr	r3, [r3, #28]
 800a1a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a1b      	ldr	r3, [r3, #32]
 800a1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1b6:	ea42 0103 	orr.w	r1, r2, r3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	430a      	orrs	r2, r1
 800a1c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	0c1b      	lsrs	r3, r3, #16
 800a1d0:	f003 0204 	and.w	r2, r3, #4
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1d8:	f003 0310 	and.w	r3, r3, #16
 800a1dc:	431a      	orrs	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1e2:	f003 0308 	and.w	r3, r3, #8
 800a1e6:	431a      	orrs	r2, r3
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a1f0:	ea42 0103 	orr.w	r1, r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	430a      	orrs	r2, r1
 800a200:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	69da      	ldr	r2, [r3, #28]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a210:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2200      	movs	r2, #0
 800a216:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2201      	movs	r2, #1
 800a21c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}

0800a22a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800a22a:	b480      	push	{r7}
 800a22c:	b083      	sub	sp, #12
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800a232:	bf00      	nop
 800a234:	370c      	adds	r7, #12
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr

0800a23e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b088      	sub	sp, #32
 800a242:	af00      	add	r7, sp, #0
 800a244:	60f8      	str	r0, [r7, #12]
 800a246:	60b9      	str	r1, [r7, #8]
 800a248:	603b      	str	r3, [r7, #0]
 800a24a:	4613      	mov	r3, r2
 800a24c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a24e:	f7f8 fd97 	bl	8002d80 <HAL_GetTick>
 800a252:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a254:	88fb      	ldrh	r3, [r7, #6]
 800a256:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	2b01      	cmp	r3, #1
 800a262:	d001      	beq.n	800a268 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a264:	2302      	movs	r3, #2
 800a266:	e15c      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d002      	beq.n	800a274 <HAL_SPI_Transmit+0x36>
 800a26e:	88fb      	ldrh	r3, [r7, #6]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d101      	bne.n	800a278 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a274:	2301      	movs	r3, #1
 800a276:	e154      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_SPI_Transmit+0x48>
 800a282:	2302      	movs	r3, #2
 800a284:	e14d      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	2203      	movs	r2, #3
 800a292:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2200      	movs	r2, #0
 800a29a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	68ba      	ldr	r2, [r7, #8]
 800a2a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	88fa      	ldrh	r2, [r7, #6]
 800a2a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	88fa      	ldrh	r2, [r7, #6]
 800a2ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2d8:	d10f      	bne.n	800a2fa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a2e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a2f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a304:	2b40      	cmp	r3, #64	@ 0x40
 800a306:	d007      	beq.n	800a318 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a316:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	68db      	ldr	r3, [r3, #12]
 800a31c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a320:	d952      	bls.n	800a3c8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d002      	beq.n	800a330 <HAL_SPI_Transmit+0xf2>
 800a32a:	8b7b      	ldrh	r3, [r7, #26]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d145      	bne.n	800a3bc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a334:	881a      	ldrh	r2, [r3, #0]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a340:	1c9a      	adds	r2, r3, #2
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	3b01      	subs	r3, #1
 800a34e:	b29a      	uxth	r2, r3
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a354:	e032      	b.n	800a3bc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	f003 0302 	and.w	r3, r3, #2
 800a360:	2b02      	cmp	r3, #2
 800a362:	d112      	bne.n	800a38a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a368:	881a      	ldrh	r2, [r3, #0]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a374:	1c9a      	adds	r2, r3, #2
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a37e:	b29b      	uxth	r3, r3
 800a380:	3b01      	subs	r3, #1
 800a382:	b29a      	uxth	r2, r3
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a388:	e018      	b.n	800a3bc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a38a:	f7f8 fcf9 	bl	8002d80 <HAL_GetTick>
 800a38e:	4602      	mov	r2, r0
 800a390:	69fb      	ldr	r3, [r7, #28]
 800a392:	1ad3      	subs	r3, r2, r3
 800a394:	683a      	ldr	r2, [r7, #0]
 800a396:	429a      	cmp	r2, r3
 800a398:	d803      	bhi.n	800a3a2 <HAL_SPI_Transmit+0x164>
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a0:	d102      	bne.n	800a3a8 <HAL_SPI_Transmit+0x16a>
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d109      	bne.n	800a3bc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a3b8:	2303      	movs	r3, #3
 800a3ba:	e0b2      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d1c7      	bne.n	800a356 <HAL_SPI_Transmit+0x118>
 800a3c6:	e083      	b.n	800a4d0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d002      	beq.n	800a3d6 <HAL_SPI_Transmit+0x198>
 800a3d0:	8b7b      	ldrh	r3, [r7, #26]
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	d177      	bne.n	800a4c6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d912      	bls.n	800a406 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3e4:	881a      	ldrh	r2, [r3, #0]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f0:	1c9a      	adds	r2, r3, #2
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	3b02      	subs	r3, #2
 800a3fe:	b29a      	uxth	r2, r3
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a404:	e05f      	b.n	800a4c6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	330c      	adds	r3, #12
 800a410:	7812      	ldrb	r2, [r2, #0]
 800a412:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a422:	b29b      	uxth	r3, r3
 800a424:	3b01      	subs	r3, #1
 800a426:	b29a      	uxth	r2, r3
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a42c:	e04b      	b.n	800a4c6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	f003 0302 	and.w	r3, r3, #2
 800a438:	2b02      	cmp	r3, #2
 800a43a:	d12b      	bne.n	800a494 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a440:	b29b      	uxth	r3, r3
 800a442:	2b01      	cmp	r3, #1
 800a444:	d912      	bls.n	800a46c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a44a:	881a      	ldrh	r2, [r3, #0]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a456:	1c9a      	adds	r2, r3, #2
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a460:	b29b      	uxth	r3, r3
 800a462:	3b02      	subs	r3, #2
 800a464:	b29a      	uxth	r2, r3
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a46a:	e02c      	b.n	800a4c6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	330c      	adds	r3, #12
 800a476:	7812      	ldrb	r2, [r2, #0]
 800a478:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a47e:	1c5a      	adds	r2, r3, #1
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a488:	b29b      	uxth	r3, r3
 800a48a:	3b01      	subs	r3, #1
 800a48c:	b29a      	uxth	r2, r3
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a492:	e018      	b.n	800a4c6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a494:	f7f8 fc74 	bl	8002d80 <HAL_GetTick>
 800a498:	4602      	mov	r2, r0
 800a49a:	69fb      	ldr	r3, [r7, #28]
 800a49c:	1ad3      	subs	r3, r2, r3
 800a49e:	683a      	ldr	r2, [r7, #0]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d803      	bhi.n	800a4ac <HAL_SPI_Transmit+0x26e>
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4aa:	d102      	bne.n	800a4b2 <HAL_SPI_Transmit+0x274>
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d109      	bne.n	800a4c6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	e02d      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4ca:	b29b      	uxth	r3, r3
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1ae      	bne.n	800a42e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a4d0:	69fa      	ldr	r2, [r7, #28]
 800a4d2:	6839      	ldr	r1, [r7, #0]
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f000 fa75 	bl	800a9c4 <SPI_EndRxTxTransaction>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d002      	beq.n	800a4e6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2220      	movs	r2, #32
 800a4e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d10a      	bne.n	800a504 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	617b      	str	r3, [r7, #20]
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	617b      	str	r3, [r7, #20]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	617b      	str	r3, [r7, #20]
 800a502:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2201      	movs	r2, #1
 800a508:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2200      	movs	r2, #0
 800a510:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d001      	beq.n	800a520 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800a51c:	2301      	movs	r3, #1
 800a51e:	e000      	b.n	800a522 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800a520:	2300      	movs	r3, #0
  }
}
 800a522:	4618      	mov	r0, r3
 800a524:	3720      	adds	r7, #32
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
	...

0800a52c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b088      	sub	sp, #32
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	099b      	lsrs	r3, r3, #6
 800a548:	f003 0301 	and.w	r3, r3, #1
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10f      	bne.n	800a570 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a550:	69bb      	ldr	r3, [r7, #24]
 800a552:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00a      	beq.n	800a570 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a55a:	69fb      	ldr	r3, [r7, #28]
 800a55c:	099b      	lsrs	r3, r3, #6
 800a55e:	f003 0301 	and.w	r3, r3, #1
 800a562:	2b00      	cmp	r3, #0
 800a564:	d004      	beq.n	800a570 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	4798      	blx	r3
    return;
 800a56e:	e0d7      	b.n	800a720 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a570:	69bb      	ldr	r3, [r7, #24]
 800a572:	085b      	lsrs	r3, r3, #1
 800a574:	f003 0301 	and.w	r3, r3, #1
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00a      	beq.n	800a592 <HAL_SPI_IRQHandler+0x66>
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	09db      	lsrs	r3, r3, #7
 800a580:	f003 0301 	and.w	r3, r3, #1
 800a584:	2b00      	cmp	r3, #0
 800a586:	d004      	beq.n	800a592 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	4798      	blx	r3
    return;
 800a590:	e0c6      	b.n	800a720 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	095b      	lsrs	r3, r3, #5
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d10c      	bne.n	800a5b8 <HAL_SPI_IRQHandler+0x8c>
 800a59e:	69bb      	ldr	r3, [r7, #24]
 800a5a0:	099b      	lsrs	r3, r3, #6
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d106      	bne.n	800a5b8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a5aa:	69bb      	ldr	r3, [r7, #24]
 800a5ac:	0a1b      	lsrs	r3, r3, #8
 800a5ae:	f003 0301 	and.w	r3, r3, #1
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	f000 80b4 	beq.w	800a720 <HAL_SPI_IRQHandler+0x1f4>
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	095b      	lsrs	r3, r3, #5
 800a5bc:	f003 0301 	and.w	r3, r3, #1
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	f000 80ad 	beq.w	800a720 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	099b      	lsrs	r3, r3, #6
 800a5ca:	f003 0301 	and.w	r3, r3, #1
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d023      	beq.n	800a61a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	2b03      	cmp	r3, #3
 800a5dc:	d011      	beq.n	800a602 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5e2:	f043 0204 	orr.w	r2, r3, #4
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	617b      	str	r3, [r7, #20]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	617b      	str	r3, [r7, #20]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	689b      	ldr	r3, [r3, #8]
 800a5fc:	617b      	str	r3, [r7, #20]
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	e00b      	b.n	800a61a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a602:	2300      	movs	r3, #0
 800a604:	613b      	str	r3, [r7, #16]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	613b      	str	r3, [r7, #16]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	613b      	str	r3, [r7, #16]
 800a616:	693b      	ldr	r3, [r7, #16]
        return;
 800a618:	e082      	b.n	800a720 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a61a:	69bb      	ldr	r3, [r7, #24]
 800a61c:	095b      	lsrs	r3, r3, #5
 800a61e:	f003 0301 	and.w	r3, r3, #1
 800a622:	2b00      	cmp	r3, #0
 800a624:	d014      	beq.n	800a650 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a62a:	f043 0201 	orr.w	r2, r3, #1
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	60fb      	str	r3, [r7, #12]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a64c:	601a      	str	r2, [r3, #0]
 800a64e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	0a1b      	lsrs	r3, r3, #8
 800a654:	f003 0301 	and.w	r3, r3, #1
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d00c      	beq.n	800a676 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a660:	f043 0208 	orr.w	r2, r3, #8
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a668:	2300      	movs	r3, #0
 800a66a:	60bb      	str	r3, [r7, #8]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	60bb      	str	r3, [r7, #8]
 800a674:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d04f      	beq.n	800a71e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a68c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	f003 0302 	and.w	r3, r3, #2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d104      	bne.n	800a6aa <HAL_SPI_IRQHandler+0x17e>
 800a6a0:	69fb      	ldr	r3, [r7, #28]
 800a6a2:	f003 0301 	and.w	r3, r3, #1
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d034      	beq.n	800a714 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	685a      	ldr	r2, [r3, #4]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f022 0203 	bic.w	r2, r2, #3
 800a6b8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d011      	beq.n	800a6e6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6c6:	4a18      	ldr	r2, [pc, #96]	@ (800a728 <HAL_SPI_IRQHandler+0x1fc>)
 800a6c8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f7fa ffc3 	bl	800565a <HAL_DMA_Abort_IT>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d005      	beq.n	800a6e6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d016      	beq.n	800a71c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f2:	4a0d      	ldr	r2, [pc, #52]	@ (800a728 <HAL_SPI_IRQHandler+0x1fc>)
 800a6f4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7fa ffad 	bl	800565a <HAL_DMA_Abort_IT>
 800a700:	4603      	mov	r3, r0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00a      	beq.n	800a71c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a70a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800a712:	e003      	b.n	800a71c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f809 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a71a:	e000      	b.n	800a71e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a71c:	bf00      	nop
    return;
 800a71e:	bf00      	nop
  }
}
 800a720:	3720      	adds	r7, #32
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	0800a75d 	.word	0x0800a75d

0800a72c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a734:	bf00      	nop
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a74e:	b2db      	uxtb	r3, r3
}
 800a750:	4618      	mov	r0, r3
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a768:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2200      	movs	r2, #0
 800a76e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a778:	68f8      	ldr	r0, [r7, #12]
 800a77a:	f7ff ffd7 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a77e:	bf00      	nop
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
	...

0800a788 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b088      	sub	sp, #32
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	4613      	mov	r3, r2
 800a796:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a798:	f7f8 faf2 	bl	8002d80 <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a7a8:	f7f8 faea 	bl	8002d80 <HAL_GetTick>
 800a7ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a7ae:	4b39      	ldr	r3, [pc, #228]	@ (800a894 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	015b      	lsls	r3, r3, #5
 800a7b4:	0d1b      	lsrs	r3, r3, #20
 800a7b6:	69fa      	ldr	r2, [r7, #28]
 800a7b8:	fb02 f303 	mul.w	r3, r2, r3
 800a7bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a7be:	e054      	b.n	800a86a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7c6:	d050      	beq.n	800a86a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a7c8:	f7f8 fada 	bl	8002d80 <HAL_GetTick>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	69fa      	ldr	r2, [r7, #28]
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d902      	bls.n	800a7de <SPI_WaitFlagStateUntilTimeout+0x56>
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d13d      	bne.n	800a85a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685a      	ldr	r2, [r3, #4]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a7ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a7f6:	d111      	bne.n	800a81c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a800:	d004      	beq.n	800a80c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a80a:	d107      	bne.n	800a81c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a81a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a824:	d10f      	bne.n	800a846 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a844:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2200      	movs	r2, #0
 800a852:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	e017      	b.n	800a88a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d101      	bne.n	800a864 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a860:	2300      	movs	r3, #0
 800a862:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	3b01      	subs	r3, #1
 800a868:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	689a      	ldr	r2, [r3, #8]
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	4013      	ands	r3, r2
 800a874:	68ba      	ldr	r2, [r7, #8]
 800a876:	429a      	cmp	r2, r3
 800a878:	bf0c      	ite	eq
 800a87a:	2301      	moveq	r3, #1
 800a87c:	2300      	movne	r3, #0
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	461a      	mov	r2, r3
 800a882:	79fb      	ldrb	r3, [r7, #7]
 800a884:	429a      	cmp	r2, r3
 800a886:	d19b      	bne.n	800a7c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3720      	adds	r7, #32
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	2000000c 	.word	0x2000000c

0800a898 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b08a      	sub	sp, #40	@ 0x28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]
 800a8a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a8aa:	f7f8 fa69 	bl	8002d80 <HAL_GetTick>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b2:	1a9b      	subs	r3, r3, r2
 800a8b4:	683a      	ldr	r2, [r7, #0]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a8ba:	f7f8 fa61 	bl	8002d80 <HAL_GetTick>
 800a8be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	330c      	adds	r3, #12
 800a8c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a8c8:	4b3d      	ldr	r3, [pc, #244]	@ (800a9c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	4413      	add	r3, r2
 800a8d2:	00da      	lsls	r2, r3, #3
 800a8d4:	1ad3      	subs	r3, r2, r3
 800a8d6:	0d1b      	lsrs	r3, r3, #20
 800a8d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8da:	fb02 f303 	mul.w	r3, r2, r3
 800a8de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a8e0:	e060      	b.n	800a9a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a8e8:	d107      	bne.n	800a8fa <SPI_WaitFifoStateUntilTimeout+0x62>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d104      	bne.n	800a8fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a8f0:	69fb      	ldr	r3, [r7, #28]
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a900:	d050      	beq.n	800a9a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a902:	f7f8 fa3d 	bl	8002d80 <HAL_GetTick>
 800a906:	4602      	mov	r2, r0
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a90e:	429a      	cmp	r2, r3
 800a910:	d902      	bls.n	800a918 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a914:	2b00      	cmp	r3, #0
 800a916:	d13d      	bne.n	800a994 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a926:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a930:	d111      	bne.n	800a956 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a93a:	d004      	beq.n	800a946 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a944:	d107      	bne.n	800a956 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a954:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a95a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a95e:	d10f      	bne.n	800a980 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a96e:	601a      	str	r2, [r3, #0]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a97e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2201      	movs	r2, #1
 800a984:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a990:	2303      	movs	r3, #3
 800a992:	e010      	b.n	800a9b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d101      	bne.n	800a99e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a99a:	2300      	movs	r3, #0
 800a99c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a99e:	69bb      	ldr	r3, [r7, #24]
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	689a      	ldr	r2, [r3, #8]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	687a      	ldr	r2, [r7, #4]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d196      	bne.n	800a8e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a9b4:	2300      	movs	r3, #0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3728      	adds	r7, #40	@ 0x28
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	2000000c 	.word	0x2000000c

0800a9c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b086      	sub	sp, #24
 800a9c8:	af02      	add	r7, sp, #8
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	9300      	str	r3, [sp, #0]
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f7ff ff5b 	bl	800a898 <SPI_WaitFifoStateUntilTimeout>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d007      	beq.n	800a9f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9ec:	f043 0220 	orr.w	r2, r3, #32
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a9f4:	2303      	movs	r3, #3
 800a9f6:	e027      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	2180      	movs	r1, #128	@ 0x80
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f7ff fec0 	bl	800a788 <SPI_WaitFlagStateUntilTimeout>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d007      	beq.n	800aa1e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa12:	f043 0220 	orr.w	r2, r3, #32
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aa1a:	2303      	movs	r3, #3
 800aa1c:	e014      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	9300      	str	r3, [sp, #0]
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	2200      	movs	r2, #0
 800aa26:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800aa2a:	68f8      	ldr	r0, [r7, #12]
 800aa2c:	f7ff ff34 	bl	800a898 <SPI_WaitFifoStateUntilTimeout>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d007      	beq.n	800aa46 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa3a:	f043 0220 	orr.w	r2, r3, #32
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e000      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3710      	adds	r7, #16
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b082      	sub	sp, #8
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e042      	b.n	800aae8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d106      	bne.n	800aa7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7f7 fb6d 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2224      	movs	r2, #36	@ 0x24
 800aa7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f022 0201 	bic.w	r2, r2, #1
 800aa90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d002      	beq.n	800aaa0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 fb82 	bl	800b1a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 f8b3 	bl	800ac0c <UART_SetConfig>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d101      	bne.n	800aab0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800aaac:	2301      	movs	r3, #1
 800aaae:	e01b      	b.n	800aae8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	685a      	ldr	r2, [r3, #4]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aabe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	689a      	ldr	r2, [r3, #8]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aace:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f042 0201 	orr.w	r2, r2, #1
 800aade:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 fc01 	bl	800b2e8 <UART_CheckIdleState>
 800aae6:	4603      	mov	r3, r0
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3708      	adds	r7, #8
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b08a      	sub	sp, #40	@ 0x28
 800aaf4:	af02      	add	r7, sp, #8
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	603b      	str	r3, [r7, #0]
 800aafc:	4613      	mov	r3, r2
 800aafe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab06:	2b20      	cmp	r3, #32
 800ab08:	d17b      	bne.n	800ac02 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d002      	beq.n	800ab16 <HAL_UART_Transmit+0x26>
 800ab10:	88fb      	ldrh	r3, [r7, #6]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d101      	bne.n	800ab1a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ab16:	2301      	movs	r3, #1
 800ab18:	e074      	b.n	800ac04 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2221      	movs	r2, #33	@ 0x21
 800ab26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab2a:	f7f8 f929 	bl	8002d80 <HAL_GetTick>
 800ab2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	88fa      	ldrh	r2, [r7, #6]
 800ab34:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	88fa      	ldrh	r2, [r7, #6]
 800ab3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	689b      	ldr	r3, [r3, #8]
 800ab44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab48:	d108      	bne.n	800ab5c <HAL_UART_Transmit+0x6c>
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d104      	bne.n	800ab5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ab52:	2300      	movs	r3, #0
 800ab54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	61bb      	str	r3, [r7, #24]
 800ab5a:	e003      	b.n	800ab64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab60:	2300      	movs	r3, #0
 800ab62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ab64:	e030      	b.n	800abc8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	9300      	str	r3, [sp, #0]
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	2180      	movs	r1, #128	@ 0x80
 800ab70:	68f8      	ldr	r0, [r7, #12]
 800ab72:	f000 fc63 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800ab76:	4603      	mov	r3, r0
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d005      	beq.n	800ab88 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2220      	movs	r2, #32
 800ab80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ab84:	2303      	movs	r3, #3
 800ab86:	e03d      	b.n	800ac04 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ab88:	69fb      	ldr	r3, [r7, #28]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d10b      	bne.n	800aba6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	881b      	ldrh	r3, [r3, #0]
 800ab92:	461a      	mov	r2, r3
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	3302      	adds	r3, #2
 800aba2:	61bb      	str	r3, [r7, #24]
 800aba4:	e007      	b.n	800abb6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	781a      	ldrb	r2, [r3, #0]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	3301      	adds	r3, #1
 800abb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800abbc:	b29b      	uxth	r3, r3
 800abbe:	3b01      	subs	r3, #1
 800abc0:	b29a      	uxth	r2, r3
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800abce:	b29b      	uxth	r3, r3
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d1c8      	bne.n	800ab66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	2200      	movs	r2, #0
 800abdc:	2140      	movs	r1, #64	@ 0x40
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f000 fc2c 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d005      	beq.n	800abf6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2220      	movs	r2, #32
 800abee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800abf2:	2303      	movs	r3, #3
 800abf4:	e006      	b.n	800ac04 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2220      	movs	r2, #32
 800abfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800abfe:	2300      	movs	r3, #0
 800ac00:	e000      	b.n	800ac04 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ac02:	2302      	movs	r3, #2
  }
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac10:	b08c      	sub	sp, #48	@ 0x30
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ac16:	2300      	movs	r3, #0
 800ac18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	689a      	ldr	r2, [r3, #8]
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	691b      	ldr	r3, [r3, #16]
 800ac24:	431a      	orrs	r2, r3
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	695b      	ldr	r3, [r3, #20]
 800ac2a:	431a      	orrs	r2, r3
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	69db      	ldr	r3, [r3, #28]
 800ac30:	4313      	orrs	r3, r2
 800ac32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	4bab      	ldr	r3, [pc, #684]	@ (800aee8 <UART_SetConfig+0x2dc>)
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	697a      	ldr	r2, [r7, #20]
 800ac40:	6812      	ldr	r2, [r2, #0]
 800ac42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac44:	430b      	orrs	r3, r1
 800ac46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	68da      	ldr	r2, [r3, #12]
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	430a      	orrs	r2, r1
 800ac5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	699b      	ldr	r3, [r3, #24]
 800ac62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	4aa0      	ldr	r2, [pc, #640]	@ (800aeec <UART_SetConfig+0x2e0>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d004      	beq.n	800ac78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	6a1b      	ldr	r3, [r3, #32]
 800ac72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac74:	4313      	orrs	r3, r2
 800ac76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ac82:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	6812      	ldr	r2, [r2, #0]
 800ac8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac8c:	430b      	orrs	r3, r1
 800ac8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac96:	f023 010f 	bic.w	r1, r3, #15
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	430a      	orrs	r2, r1
 800aca4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a91      	ldr	r2, [pc, #580]	@ (800aef0 <UART_SetConfig+0x2e4>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d125      	bne.n	800acfc <UART_SetConfig+0xf0>
 800acb0:	4b90      	ldr	r3, [pc, #576]	@ (800aef4 <UART_SetConfig+0x2e8>)
 800acb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acb6:	f003 0303 	and.w	r3, r3, #3
 800acba:	2b03      	cmp	r3, #3
 800acbc:	d81a      	bhi.n	800acf4 <UART_SetConfig+0xe8>
 800acbe:	a201      	add	r2, pc, #4	@ (adr r2, 800acc4 <UART_SetConfig+0xb8>)
 800acc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc4:	0800acd5 	.word	0x0800acd5
 800acc8:	0800ace5 	.word	0x0800ace5
 800accc:	0800acdd 	.word	0x0800acdd
 800acd0:	0800aced 	.word	0x0800aced
 800acd4:	2301      	movs	r3, #1
 800acd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acda:	e0d6      	b.n	800ae8a <UART_SetConfig+0x27e>
 800acdc:	2302      	movs	r3, #2
 800acde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ace2:	e0d2      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ace4:	2304      	movs	r3, #4
 800ace6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acea:	e0ce      	b.n	800ae8a <UART_SetConfig+0x27e>
 800acec:	2308      	movs	r3, #8
 800acee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acf2:	e0ca      	b.n	800ae8a <UART_SetConfig+0x27e>
 800acf4:	2310      	movs	r3, #16
 800acf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acfa:	e0c6      	b.n	800ae8a <UART_SetConfig+0x27e>
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a7d      	ldr	r2, [pc, #500]	@ (800aef8 <UART_SetConfig+0x2ec>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d138      	bne.n	800ad78 <UART_SetConfig+0x16c>
 800ad06:	4b7b      	ldr	r3, [pc, #492]	@ (800aef4 <UART_SetConfig+0x2e8>)
 800ad08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad0c:	f003 030c 	and.w	r3, r3, #12
 800ad10:	2b0c      	cmp	r3, #12
 800ad12:	d82d      	bhi.n	800ad70 <UART_SetConfig+0x164>
 800ad14:	a201      	add	r2, pc, #4	@ (adr r2, 800ad1c <UART_SetConfig+0x110>)
 800ad16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad1a:	bf00      	nop
 800ad1c:	0800ad51 	.word	0x0800ad51
 800ad20:	0800ad71 	.word	0x0800ad71
 800ad24:	0800ad71 	.word	0x0800ad71
 800ad28:	0800ad71 	.word	0x0800ad71
 800ad2c:	0800ad61 	.word	0x0800ad61
 800ad30:	0800ad71 	.word	0x0800ad71
 800ad34:	0800ad71 	.word	0x0800ad71
 800ad38:	0800ad71 	.word	0x0800ad71
 800ad3c:	0800ad59 	.word	0x0800ad59
 800ad40:	0800ad71 	.word	0x0800ad71
 800ad44:	0800ad71 	.word	0x0800ad71
 800ad48:	0800ad71 	.word	0x0800ad71
 800ad4c:	0800ad69 	.word	0x0800ad69
 800ad50:	2300      	movs	r3, #0
 800ad52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad56:	e098      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ad58:	2302      	movs	r3, #2
 800ad5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad5e:	e094      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ad60:	2304      	movs	r3, #4
 800ad62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad66:	e090      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ad68:	2308      	movs	r3, #8
 800ad6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad6e:	e08c      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ad70:	2310      	movs	r3, #16
 800ad72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad76:	e088      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4a5f      	ldr	r2, [pc, #380]	@ (800aefc <UART_SetConfig+0x2f0>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d125      	bne.n	800adce <UART_SetConfig+0x1c2>
 800ad82:	4b5c      	ldr	r3, [pc, #368]	@ (800aef4 <UART_SetConfig+0x2e8>)
 800ad84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ad8c:	2b30      	cmp	r3, #48	@ 0x30
 800ad8e:	d016      	beq.n	800adbe <UART_SetConfig+0x1b2>
 800ad90:	2b30      	cmp	r3, #48	@ 0x30
 800ad92:	d818      	bhi.n	800adc6 <UART_SetConfig+0x1ba>
 800ad94:	2b20      	cmp	r3, #32
 800ad96:	d00a      	beq.n	800adae <UART_SetConfig+0x1a2>
 800ad98:	2b20      	cmp	r3, #32
 800ad9a:	d814      	bhi.n	800adc6 <UART_SetConfig+0x1ba>
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d002      	beq.n	800ada6 <UART_SetConfig+0x19a>
 800ada0:	2b10      	cmp	r3, #16
 800ada2:	d008      	beq.n	800adb6 <UART_SetConfig+0x1aa>
 800ada4:	e00f      	b.n	800adc6 <UART_SetConfig+0x1ba>
 800ada6:	2300      	movs	r3, #0
 800ada8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adac:	e06d      	b.n	800ae8a <UART_SetConfig+0x27e>
 800adae:	2302      	movs	r3, #2
 800adb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adb4:	e069      	b.n	800ae8a <UART_SetConfig+0x27e>
 800adb6:	2304      	movs	r3, #4
 800adb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adbc:	e065      	b.n	800ae8a <UART_SetConfig+0x27e>
 800adbe:	2308      	movs	r3, #8
 800adc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adc4:	e061      	b.n	800ae8a <UART_SetConfig+0x27e>
 800adc6:	2310      	movs	r3, #16
 800adc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adcc:	e05d      	b.n	800ae8a <UART_SetConfig+0x27e>
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a4b      	ldr	r2, [pc, #300]	@ (800af00 <UART_SetConfig+0x2f4>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d125      	bne.n	800ae24 <UART_SetConfig+0x218>
 800add8:	4b46      	ldr	r3, [pc, #280]	@ (800aef4 <UART_SetConfig+0x2e8>)
 800adda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ade2:	2bc0      	cmp	r3, #192	@ 0xc0
 800ade4:	d016      	beq.n	800ae14 <UART_SetConfig+0x208>
 800ade6:	2bc0      	cmp	r3, #192	@ 0xc0
 800ade8:	d818      	bhi.n	800ae1c <UART_SetConfig+0x210>
 800adea:	2b80      	cmp	r3, #128	@ 0x80
 800adec:	d00a      	beq.n	800ae04 <UART_SetConfig+0x1f8>
 800adee:	2b80      	cmp	r3, #128	@ 0x80
 800adf0:	d814      	bhi.n	800ae1c <UART_SetConfig+0x210>
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d002      	beq.n	800adfc <UART_SetConfig+0x1f0>
 800adf6:	2b40      	cmp	r3, #64	@ 0x40
 800adf8:	d008      	beq.n	800ae0c <UART_SetConfig+0x200>
 800adfa:	e00f      	b.n	800ae1c <UART_SetConfig+0x210>
 800adfc:	2300      	movs	r3, #0
 800adfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae02:	e042      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae04:	2302      	movs	r3, #2
 800ae06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae0a:	e03e      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae0c:	2304      	movs	r3, #4
 800ae0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae12:	e03a      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae14:	2308      	movs	r3, #8
 800ae16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae1a:	e036      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae1c:	2310      	movs	r3, #16
 800ae1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae22:	e032      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4a30      	ldr	r2, [pc, #192]	@ (800aeec <UART_SetConfig+0x2e0>)
 800ae2a:	4293      	cmp	r3, r2
 800ae2c:	d12a      	bne.n	800ae84 <UART_SetConfig+0x278>
 800ae2e:	4b31      	ldr	r3, [pc, #196]	@ (800aef4 <UART_SetConfig+0x2e8>)
 800ae30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ae38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae3c:	d01a      	beq.n	800ae74 <UART_SetConfig+0x268>
 800ae3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae42:	d81b      	bhi.n	800ae7c <UART_SetConfig+0x270>
 800ae44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae48:	d00c      	beq.n	800ae64 <UART_SetConfig+0x258>
 800ae4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae4e:	d815      	bhi.n	800ae7c <UART_SetConfig+0x270>
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d003      	beq.n	800ae5c <UART_SetConfig+0x250>
 800ae54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae58:	d008      	beq.n	800ae6c <UART_SetConfig+0x260>
 800ae5a:	e00f      	b.n	800ae7c <UART_SetConfig+0x270>
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae62:	e012      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae64:	2302      	movs	r3, #2
 800ae66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae6a:	e00e      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae72:	e00a      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae74:	2308      	movs	r3, #8
 800ae76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae7a:	e006      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae7c:	2310      	movs	r3, #16
 800ae7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae82:	e002      	b.n	800ae8a <UART_SetConfig+0x27e>
 800ae84:	2310      	movs	r3, #16
 800ae86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a17      	ldr	r2, [pc, #92]	@ (800aeec <UART_SetConfig+0x2e0>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	f040 80a8 	bne.w	800afe6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae9a:	2b08      	cmp	r3, #8
 800ae9c:	d834      	bhi.n	800af08 <UART_SetConfig+0x2fc>
 800ae9e:	a201      	add	r2, pc, #4	@ (adr r2, 800aea4 <UART_SetConfig+0x298>)
 800aea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea4:	0800aec9 	.word	0x0800aec9
 800aea8:	0800af09 	.word	0x0800af09
 800aeac:	0800aed1 	.word	0x0800aed1
 800aeb0:	0800af09 	.word	0x0800af09
 800aeb4:	0800aed7 	.word	0x0800aed7
 800aeb8:	0800af09 	.word	0x0800af09
 800aebc:	0800af09 	.word	0x0800af09
 800aec0:	0800af09 	.word	0x0800af09
 800aec4:	0800aedf 	.word	0x0800aedf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aec8:	f7fe fea2 	bl	8009c10 <HAL_RCC_GetPCLK1Freq>
 800aecc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aece:	e021      	b.n	800af14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aed0:	4b0c      	ldr	r3, [pc, #48]	@ (800af04 <UART_SetConfig+0x2f8>)
 800aed2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aed4:	e01e      	b.n	800af14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aed6:	f7fe fe2d 	bl	8009b34 <HAL_RCC_GetSysClockFreq>
 800aeda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aedc:	e01a      	b.n	800af14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aee2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aee4:	e016      	b.n	800af14 <UART_SetConfig+0x308>
 800aee6:	bf00      	nop
 800aee8:	cfff69f3 	.word	0xcfff69f3
 800aeec:	40008000 	.word	0x40008000
 800aef0:	40013800 	.word	0x40013800
 800aef4:	40021000 	.word	0x40021000
 800aef8:	40004400 	.word	0x40004400
 800aefc:	40004800 	.word	0x40004800
 800af00:	40004c00 	.word	0x40004c00
 800af04:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800af08:	2300      	movs	r3, #0
 800af0a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800af12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800af14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af16:	2b00      	cmp	r3, #0
 800af18:	f000 812a 	beq.w	800b170 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af20:	4a9e      	ldr	r2, [pc, #632]	@ (800b19c <UART_SetConfig+0x590>)
 800af22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af26:	461a      	mov	r2, r3
 800af28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af2a:	fbb3 f3f2 	udiv	r3, r3, r2
 800af2e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	685a      	ldr	r2, [r3, #4]
 800af34:	4613      	mov	r3, r2
 800af36:	005b      	lsls	r3, r3, #1
 800af38:	4413      	add	r3, r2
 800af3a:	69ba      	ldr	r2, [r7, #24]
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d305      	bcc.n	800af4c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d903      	bls.n	800af54 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800af52:	e10d      	b.n	800b170 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af56:	2200      	movs	r2, #0
 800af58:	60bb      	str	r3, [r7, #8]
 800af5a:	60fa      	str	r2, [r7, #12]
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af60:	4a8e      	ldr	r2, [pc, #568]	@ (800b19c <UART_SetConfig+0x590>)
 800af62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af66:	b29b      	uxth	r3, r3
 800af68:	2200      	movs	r2, #0
 800af6a:	603b      	str	r3, [r7, #0]
 800af6c:	607a      	str	r2, [r7, #4]
 800af6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800af76:	f7f5 f9a3 	bl	80002c0 <__aeabi_uldivmod>
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	4610      	mov	r0, r2
 800af80:	4619      	mov	r1, r3
 800af82:	f04f 0200 	mov.w	r2, #0
 800af86:	f04f 0300 	mov.w	r3, #0
 800af8a:	020b      	lsls	r3, r1, #8
 800af8c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800af90:	0202      	lsls	r2, r0, #8
 800af92:	6979      	ldr	r1, [r7, #20]
 800af94:	6849      	ldr	r1, [r1, #4]
 800af96:	0849      	lsrs	r1, r1, #1
 800af98:	2000      	movs	r0, #0
 800af9a:	460c      	mov	r4, r1
 800af9c:	4605      	mov	r5, r0
 800af9e:	eb12 0804 	adds.w	r8, r2, r4
 800afa2:	eb43 0905 	adc.w	r9, r3, r5
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	2200      	movs	r2, #0
 800afac:	469a      	mov	sl, r3
 800afae:	4693      	mov	fp, r2
 800afb0:	4652      	mov	r2, sl
 800afb2:	465b      	mov	r3, fp
 800afb4:	4640      	mov	r0, r8
 800afb6:	4649      	mov	r1, r9
 800afb8:	f7f5 f982 	bl	80002c0 <__aeabi_uldivmod>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4613      	mov	r3, r2
 800afc2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800afc4:	6a3b      	ldr	r3, [r7, #32]
 800afc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afca:	d308      	bcc.n	800afde <UART_SetConfig+0x3d2>
 800afcc:	6a3b      	ldr	r3, [r7, #32]
 800afce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800afd2:	d204      	bcs.n	800afde <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	6a3a      	ldr	r2, [r7, #32]
 800afda:	60da      	str	r2, [r3, #12]
 800afdc:	e0c8      	b.n	800b170 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800afde:	2301      	movs	r3, #1
 800afe0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800afe4:	e0c4      	b.n	800b170 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	69db      	ldr	r3, [r3, #28]
 800afea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afee:	d167      	bne.n	800b0c0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800aff0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aff4:	2b08      	cmp	r3, #8
 800aff6:	d828      	bhi.n	800b04a <UART_SetConfig+0x43e>
 800aff8:	a201      	add	r2, pc, #4	@ (adr r2, 800b000 <UART_SetConfig+0x3f4>)
 800affa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affe:	bf00      	nop
 800b000:	0800b025 	.word	0x0800b025
 800b004:	0800b02d 	.word	0x0800b02d
 800b008:	0800b035 	.word	0x0800b035
 800b00c:	0800b04b 	.word	0x0800b04b
 800b010:	0800b03b 	.word	0x0800b03b
 800b014:	0800b04b 	.word	0x0800b04b
 800b018:	0800b04b 	.word	0x0800b04b
 800b01c:	0800b04b 	.word	0x0800b04b
 800b020:	0800b043 	.word	0x0800b043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b024:	f7fe fdf4 	bl	8009c10 <HAL_RCC_GetPCLK1Freq>
 800b028:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b02a:	e014      	b.n	800b056 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b02c:	f7fe fe06 	bl	8009c3c <HAL_RCC_GetPCLK2Freq>
 800b030:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b032:	e010      	b.n	800b056 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b034:	4b5a      	ldr	r3, [pc, #360]	@ (800b1a0 <UART_SetConfig+0x594>)
 800b036:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b038:	e00d      	b.n	800b056 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b03a:	f7fe fd7b 	bl	8009b34 <HAL_RCC_GetSysClockFreq>
 800b03e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b040:	e009      	b.n	800b056 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b046:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b048:	e005      	b.n	800b056 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b04a:	2300      	movs	r3, #0
 800b04c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b054:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 8089 	beq.w	800b170 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b062:	4a4e      	ldr	r2, [pc, #312]	@ (800b19c <UART_SetConfig+0x590>)
 800b064:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b068:	461a      	mov	r2, r3
 800b06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b070:	005a      	lsls	r2, r3, #1
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	085b      	lsrs	r3, r3, #1
 800b078:	441a      	add	r2, r3
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b082:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b084:	6a3b      	ldr	r3, [r7, #32]
 800b086:	2b0f      	cmp	r3, #15
 800b088:	d916      	bls.n	800b0b8 <UART_SetConfig+0x4ac>
 800b08a:	6a3b      	ldr	r3, [r7, #32]
 800b08c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b090:	d212      	bcs.n	800b0b8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b092:	6a3b      	ldr	r3, [r7, #32]
 800b094:	b29b      	uxth	r3, r3
 800b096:	f023 030f 	bic.w	r3, r3, #15
 800b09a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b09c:	6a3b      	ldr	r3, [r7, #32]
 800b09e:	085b      	lsrs	r3, r3, #1
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	f003 0307 	and.w	r3, r3, #7
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	8bfb      	ldrh	r3, [r7, #30]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	8bfa      	ldrh	r2, [r7, #30]
 800b0b4:	60da      	str	r2, [r3, #12]
 800b0b6:	e05b      	b.n	800b170 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b0be:	e057      	b.n	800b170 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b0c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b0c4:	2b08      	cmp	r3, #8
 800b0c6:	d828      	bhi.n	800b11a <UART_SetConfig+0x50e>
 800b0c8:	a201      	add	r2, pc, #4	@ (adr r2, 800b0d0 <UART_SetConfig+0x4c4>)
 800b0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0ce:	bf00      	nop
 800b0d0:	0800b0f5 	.word	0x0800b0f5
 800b0d4:	0800b0fd 	.word	0x0800b0fd
 800b0d8:	0800b105 	.word	0x0800b105
 800b0dc:	0800b11b 	.word	0x0800b11b
 800b0e0:	0800b10b 	.word	0x0800b10b
 800b0e4:	0800b11b 	.word	0x0800b11b
 800b0e8:	0800b11b 	.word	0x0800b11b
 800b0ec:	0800b11b 	.word	0x0800b11b
 800b0f0:	0800b113 	.word	0x0800b113
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0f4:	f7fe fd8c 	bl	8009c10 <HAL_RCC_GetPCLK1Freq>
 800b0f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0fa:	e014      	b.n	800b126 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0fc:	f7fe fd9e 	bl	8009c3c <HAL_RCC_GetPCLK2Freq>
 800b100:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b102:	e010      	b.n	800b126 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b104:	4b26      	ldr	r3, [pc, #152]	@ (800b1a0 <UART_SetConfig+0x594>)
 800b106:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b108:	e00d      	b.n	800b126 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b10a:	f7fe fd13 	bl	8009b34 <HAL_RCC_GetSysClockFreq>
 800b10e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b110:	e009      	b.n	800b126 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b116:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b118:	e005      	b.n	800b126 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b11a:	2300      	movs	r3, #0
 800b11c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b124:	bf00      	nop
    }

    if (pclk != 0U)
 800b126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d021      	beq.n	800b170 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b130:	4a1a      	ldr	r2, [pc, #104]	@ (800b19c <UART_SetConfig+0x590>)
 800b132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b136:	461a      	mov	r2, r3
 800b138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b13a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	085b      	lsrs	r3, r3, #1
 800b144:	441a      	add	r2, r3
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b14e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b150:	6a3b      	ldr	r3, [r7, #32]
 800b152:	2b0f      	cmp	r3, #15
 800b154:	d909      	bls.n	800b16a <UART_SetConfig+0x55e>
 800b156:	6a3b      	ldr	r3, [r7, #32]
 800b158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b15c:	d205      	bcs.n	800b16a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b15e:	6a3b      	ldr	r3, [r7, #32]
 800b160:	b29a      	uxth	r2, r3
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	60da      	str	r2, [r3, #12]
 800b168:	e002      	b.n	800b170 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b16a:	2301      	movs	r3, #1
 800b16c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2201      	movs	r2, #1
 800b174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	2200      	movs	r2, #0
 800b184:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	2200      	movs	r2, #0
 800b18a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b18c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b190:	4618      	mov	r0, r3
 800b192:	3730      	adds	r7, #48	@ 0x30
 800b194:	46bd      	mov	sp, r7
 800b196:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b19a:	bf00      	nop
 800b19c:	08010a5c 	.word	0x08010a5c
 800b1a0:	00f42400 	.word	0x00f42400

0800b1a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b083      	sub	sp, #12
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1b0:	f003 0308 	and.w	r3, r3, #8
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d00a      	beq.n	800b1ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	430a      	orrs	r2, r1
 800b1cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d2:	f003 0301 	and.w	r3, r3, #1
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00a      	beq.n	800b1f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	430a      	orrs	r2, r1
 800b1ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f4:	f003 0302 	and.w	r3, r3, #2
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d00a      	beq.n	800b212 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	430a      	orrs	r2, r1
 800b210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b216:	f003 0304 	and.w	r3, r3, #4
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00a      	beq.n	800b234 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	685b      	ldr	r3, [r3, #4]
 800b224:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	430a      	orrs	r2, r1
 800b232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b238:	f003 0310 	and.w	r3, r3, #16
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00a      	beq.n	800b256 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	430a      	orrs	r2, r1
 800b254:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b25a:	f003 0320 	and.w	r3, r3, #32
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00a      	beq.n	800b278 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	430a      	orrs	r2, r1
 800b276:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b280:	2b00      	cmp	r3, #0
 800b282:	d01a      	beq.n	800b2ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	430a      	orrs	r2, r1
 800b298:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b29e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2a2:	d10a      	bne.n	800b2ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	430a      	orrs	r2, r1
 800b2b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d00a      	beq.n	800b2dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	430a      	orrs	r2, r1
 800b2da:	605a      	str	r2, [r3, #4]
  }
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b098      	sub	sp, #96	@ 0x60
 800b2ec:	af02      	add	r7, sp, #8
 800b2ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b2f8:	f7f7 fd42 	bl	8002d80 <HAL_GetTick>
 800b2fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f003 0308 	and.w	r3, r3, #8
 800b308:	2b08      	cmp	r3, #8
 800b30a:	d12f      	bne.n	800b36c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b30c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b314:	2200      	movs	r2, #0
 800b316:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 f88e 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d022      	beq.n	800b36c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b32e:	e853 3f00 	ldrex	r3, [r3]
 800b332:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b336:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b33a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	461a      	mov	r2, r3
 800b342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b344:	647b      	str	r3, [r7, #68]	@ 0x44
 800b346:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b348:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b34a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b34c:	e841 2300 	strex	r3, r2, [r1]
 800b350:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1e6      	bne.n	800b326 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2220      	movs	r2, #32
 800b35c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b368:	2303      	movs	r3, #3
 800b36a:	e063      	b.n	800b434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f003 0304 	and.w	r3, r3, #4
 800b376:	2b04      	cmp	r3, #4
 800b378:	d149      	bne.n	800b40e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b37a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b382:	2200      	movs	r2, #0
 800b384:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 f857 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800b38e:	4603      	mov	r3, r0
 800b390:	2b00      	cmp	r3, #0
 800b392:	d03c      	beq.n	800b40e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39c:	e853 3f00 	ldrex	r3, [r3]
 800b3a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b3a2:	6a3b      	ldr	r3, [r7, #32]
 800b3a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b3a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3ba:	e841 2300 	strex	r3, r2, [r1]
 800b3be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d1e6      	bne.n	800b394 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	e853 3f00 	ldrex	r3, [r3]
 800b3d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f023 0301 	bic.w	r3, r3, #1
 800b3dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	3308      	adds	r3, #8
 800b3e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3e6:	61fa      	str	r2, [r7, #28]
 800b3e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ea:	69b9      	ldr	r1, [r7, #24]
 800b3ec:	69fa      	ldr	r2, [r7, #28]
 800b3ee:	e841 2300 	strex	r3, r2, [r1]
 800b3f2:	617b      	str	r3, [r7, #20]
   return(result);
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d1e5      	bne.n	800b3c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2220      	movs	r2, #32
 800b3fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b40a:	2303      	movs	r3, #3
 800b40c:	e012      	b.n	800b434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2220      	movs	r2, #32
 800b412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2220      	movs	r2, #32
 800b41a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2200      	movs	r2, #0
 800b422:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b432:	2300      	movs	r3, #0
}
 800b434:	4618      	mov	r0, r3
 800b436:	3758      	adds	r7, #88	@ 0x58
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	603b      	str	r3, [r7, #0]
 800b448:	4613      	mov	r3, r2
 800b44a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b44c:	e04f      	b.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b454:	d04b      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b456:	f7f7 fc93 	bl	8002d80 <HAL_GetTick>
 800b45a:	4602      	mov	r2, r0
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	1ad3      	subs	r3, r2, r3
 800b460:	69ba      	ldr	r2, [r7, #24]
 800b462:	429a      	cmp	r2, r3
 800b464:	d302      	bcc.n	800b46c <UART_WaitOnFlagUntilTimeout+0x30>
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d101      	bne.n	800b470 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b46c:	2303      	movs	r3, #3
 800b46e:	e04e      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 0304 	and.w	r3, r3, #4
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d037      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	2b80      	cmp	r3, #128	@ 0x80
 800b482:	d034      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	2b40      	cmp	r3, #64	@ 0x40
 800b488:	d031      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	69db      	ldr	r3, [r3, #28]
 800b490:	f003 0308 	and.w	r3, r3, #8
 800b494:	2b08      	cmp	r3, #8
 800b496:	d110      	bne.n	800b4ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2208      	movs	r2, #8
 800b49e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4a0:	68f8      	ldr	r0, [r7, #12]
 800b4a2:	f000 f838 	bl	800b516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2208      	movs	r2, #8
 800b4aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e029      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	69db      	ldr	r3, [r3, #28]
 800b4c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4c8:	d111      	bne.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b4d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f000 f81e 	bl	800b516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	e00f      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	69da      	ldr	r2, [r3, #28]
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	4013      	ands	r3, r2
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	bf0c      	ite	eq
 800b4fe:	2301      	moveq	r3, #1
 800b500:	2300      	movne	r3, #0
 800b502:	b2db      	uxtb	r3, r3
 800b504:	461a      	mov	r2, r3
 800b506:	79fb      	ldrb	r3, [r7, #7]
 800b508:	429a      	cmp	r2, r3
 800b50a:	d0a0      	beq.n	800b44e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b50c:	2300      	movs	r3, #0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}

0800b516 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b516:	b480      	push	{r7}
 800b518:	b095      	sub	sp, #84	@ 0x54
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b526:	e853 3f00 	ldrex	r3, [r3]
 800b52a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b52c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b52e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	461a      	mov	r2, r3
 800b53a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b53c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b53e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b540:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b542:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b544:	e841 2300 	strex	r3, r2, [r1]
 800b548:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b54a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d1e6      	bne.n	800b51e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	3308      	adds	r3, #8
 800b556:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b558:	6a3b      	ldr	r3, [r7, #32]
 800b55a:	e853 3f00 	ldrex	r3, [r3]
 800b55e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b566:	f023 0301 	bic.w	r3, r3, #1
 800b56a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	3308      	adds	r3, #8
 800b572:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b574:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b576:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b57a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b57c:	e841 2300 	strex	r3, r2, [r1]
 800b580:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	2b00      	cmp	r3, #0
 800b586:	d1e3      	bne.n	800b550 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d118      	bne.n	800b5c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	e853 3f00 	ldrex	r3, [r3]
 800b59c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	f023 0310 	bic.w	r3, r3, #16
 800b5a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5ae:	61bb      	str	r3, [r7, #24]
 800b5b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b2:	6979      	ldr	r1, [r7, #20]
 800b5b4:	69ba      	ldr	r2, [r7, #24]
 800b5b6:	e841 2300 	strex	r3, r2, [r1]
 800b5ba:	613b      	str	r3, [r7, #16]
   return(result);
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d1e6      	bne.n	800b590 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2220      	movs	r2, #32
 800b5c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b5d6:	bf00      	nop
 800b5d8:	3754      	adds	r7, #84	@ 0x54
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr

0800b5e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b5e2:	b480      	push	{r7}
 800b5e4:	b085      	sub	sp, #20
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d101      	bne.n	800b5f8 <HAL_UARTEx_DisableFifoMode+0x16>
 800b5f4:	2302      	movs	r3, #2
 800b5f6:	e027      	b.n	800b648 <HAL_UARTEx_DisableFifoMode+0x66>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2224      	movs	r2, #36	@ 0x24
 800b604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	681a      	ldr	r2, [r3, #0]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f022 0201 	bic.w	r2, r2, #1
 800b61e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b626:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	68fa      	ldr	r2, [r7, #12]
 800b634:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2220      	movs	r2, #32
 800b63a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr

0800b654 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b664:	2b01      	cmp	r3, #1
 800b666:	d101      	bne.n	800b66c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b668:	2302      	movs	r3, #2
 800b66a:	e02d      	b.n	800b6c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2224      	movs	r2, #36	@ 0x24
 800b678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f022 0201 	bic.w	r2, r2, #1
 800b692:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	683a      	ldr	r2, [r7, #0]
 800b6a4:	430a      	orrs	r2, r1
 800b6a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 f84f 	bl	800b74c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	68fa      	ldr	r2, [r7, #12]
 800b6b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d101      	bne.n	800b6e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b6e4:	2302      	movs	r3, #2
 800b6e6:	e02d      	b.n	800b744 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2224      	movs	r2, #36	@ 0x24
 800b6f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f022 0201 	bic.w	r2, r2, #1
 800b70e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	683a      	ldr	r2, [r7, #0]
 800b720:	430a      	orrs	r2, r1
 800b722:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 f811 	bl	800b74c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2220      	movs	r2, #32
 800b736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3710      	adds	r7, #16
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d108      	bne.n	800b76e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2201      	movs	r2, #1
 800b760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2201      	movs	r2, #1
 800b768:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b76c:	e031      	b.n	800b7d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b76e:	2308      	movs	r3, #8
 800b770:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b772:	2308      	movs	r3, #8
 800b774:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	0e5b      	lsrs	r3, r3, #25
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	f003 0307 	and.w	r3, r3, #7
 800b784:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	0f5b      	lsrs	r3, r3, #29
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	f003 0307 	and.w	r3, r3, #7
 800b794:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b796:	7bbb      	ldrb	r3, [r7, #14]
 800b798:	7b3a      	ldrb	r2, [r7, #12]
 800b79a:	4911      	ldr	r1, [pc, #68]	@ (800b7e0 <UARTEx_SetNbDataToProcess+0x94>)
 800b79c:	5c8a      	ldrb	r2, [r1, r2]
 800b79e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b7a2:	7b3a      	ldrb	r2, [r7, #12]
 800b7a4:	490f      	ldr	r1, [pc, #60]	@ (800b7e4 <UARTEx_SetNbDataToProcess+0x98>)
 800b7a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7ac:	b29a      	uxth	r2, r3
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7b4:	7bfb      	ldrb	r3, [r7, #15]
 800b7b6:	7b7a      	ldrb	r2, [r7, #13]
 800b7b8:	4909      	ldr	r1, [pc, #36]	@ (800b7e0 <UARTEx_SetNbDataToProcess+0x94>)
 800b7ba:	5c8a      	ldrb	r2, [r1, r2]
 800b7bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b7c0:	7b7a      	ldrb	r2, [r7, #13]
 800b7c2:	4908      	ldr	r1, [pc, #32]	@ (800b7e4 <UARTEx_SetNbDataToProcess+0x98>)
 800b7c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7ca:	b29a      	uxth	r2, r3
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b7d2:	bf00      	nop
 800b7d4:	3714      	adds	r7, #20
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	08010a74 	.word	0x08010a74
 800b7e4:	08010a7c 	.word	0x08010a7c

0800b7e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b085      	sub	sp, #20
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b7f8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b7fc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	b29a      	uxth	r2, r3
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3714      	adds	r7, #20
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr

0800b816 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b816:	b480      	push	{r7}
 800b818:	b085      	sub	sp, #20
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b81e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b822:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b82a:	b29a      	uxth	r2, r3
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	b29b      	uxth	r3, r3
 800b830:	43db      	mvns	r3, r3
 800b832:	b29b      	uxth	r3, r3
 800b834:	4013      	ands	r3, r2
 800b836:	b29a      	uxth	r2, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b83e:	2300      	movs	r3, #0
}
 800b840:	4618      	mov	r0, r3
 800b842:	3714      	adds	r7, #20
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr

0800b84c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b085      	sub	sp, #20
 800b850:	af00      	add	r7, sp, #0
 800b852:	60f8      	str	r0, [r7, #12]
 800b854:	1d3b      	adds	r3, r7, #4
 800b856:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2201      	movs	r2, #1
 800b85e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2200      	movs	r2, #0
 800b866:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2200      	movs	r2, #0
 800b86e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2200      	movs	r2, #0
 800b876:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr

0800b888 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b888:	b480      	push	{r7}
 800b88a:	b0a7      	sub	sp, #156	@ 0x9c
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
 800b890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800b892:	2300      	movs	r3, #0
 800b894:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	781b      	ldrb	r3, [r3, #0]
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	4413      	add	r3, r2
 800b8a2:	881b      	ldrh	r3, [r3, #0]
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800b8aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	78db      	ldrb	r3, [r3, #3]
 800b8b6:	2b03      	cmp	r3, #3
 800b8b8:	d81f      	bhi.n	800b8fa <USB_ActivateEndpoint+0x72>
 800b8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c0 <USB_ActivateEndpoint+0x38>)
 800b8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c0:	0800b8d1 	.word	0x0800b8d1
 800b8c4:	0800b8ed 	.word	0x0800b8ed
 800b8c8:	0800b903 	.word	0x0800b903
 800b8cc:	0800b8df 	.word	0x0800b8df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800b8d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b8d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b8dc:	e012      	b.n	800b904 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800b8de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800b8e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b8ea:	e00b      	b.n	800b904 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800b8ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b8f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b8f8:	e004      	b.n	800b904 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800b900:	e000      	b.n	800b904 <USB_ActivateEndpoint+0x7c>
      break;
 800b902:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800b904:	687a      	ldr	r2, [r7, #4]
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	441a      	add	r2, r3
 800b90e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b91a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b922:	b29b      	uxth	r3, r3
 800b924:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	881b      	ldrh	r3, [r3, #0]
 800b932:	b29b      	uxth	r3, r3
 800b934:	b21b      	sxth	r3, r3
 800b936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b93e:	b21a      	sxth	r2, r3
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	b21b      	sxth	r3, r3
 800b946:	4313      	orrs	r3, r2
 800b948:	b21b      	sxth	r3, r3
 800b94a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	441a      	add	r2, r3
 800b958:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800b95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b96c:	b29b      	uxth	r3, r3
 800b96e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	7b1b      	ldrb	r3, [r3, #12]
 800b974:	2b00      	cmp	r3, #0
 800b976:	f040 8180 	bne.w	800bc7a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	785b      	ldrb	r3, [r3, #1]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	f000 8084 	beq.w	800ba8c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	61bb      	str	r3, [r7, #24]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b98e:	b29b      	uxth	r3, r3
 800b990:	461a      	mov	r2, r3
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	4413      	add	r3, r2
 800b996:	61bb      	str	r3, [r7, #24]
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	781b      	ldrb	r3, [r3, #0]
 800b99c:	00da      	lsls	r2, r3, #3
 800b99e:	69bb      	ldr	r3, [r7, #24]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b9a6:	617b      	str	r3, [r7, #20]
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	88db      	ldrh	r3, [r3, #6]
 800b9ac:	085b      	lsrs	r3, r3, #1
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	005b      	lsls	r3, r3, #1
 800b9b2:	b29a      	uxth	r2, r3
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4413      	add	r3, r2
 800b9c2:	881b      	ldrh	r3, [r3, #0]
 800b9c4:	827b      	strh	r3, [r7, #18]
 800b9c6:	8a7b      	ldrh	r3, [r7, #18]
 800b9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d01b      	beq.n	800ba08 <USB_ActivateEndpoint+0x180>
 800b9d0:	687a      	ldr	r2, [r7, #4]
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4413      	add	r3, r2
 800b9da:	881b      	ldrh	r3, [r3, #0]
 800b9dc:	b29b      	uxth	r3, r3
 800b9de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9e6:	823b      	strh	r3, [r7, #16]
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	009b      	lsls	r3, r3, #2
 800b9f0:	441a      	add	r2, r3
 800b9f2:	8a3b      	ldrh	r3, [r7, #16]
 800b9f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	78db      	ldrb	r3, [r3, #3]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d020      	beq.n	800ba52 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	009b      	lsls	r3, r3, #2
 800ba18:	4413      	add	r3, r2
 800ba1a:	881b      	ldrh	r3, [r3, #0]
 800ba1c:	b29b      	uxth	r3, r3
 800ba1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba26:	81bb      	strh	r3, [r7, #12]
 800ba28:	89bb      	ldrh	r3, [r7, #12]
 800ba2a:	f083 0320 	eor.w	r3, r3, #32
 800ba2e:	81bb      	strh	r3, [r7, #12]
 800ba30:	687a      	ldr	r2, [r7, #4]
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	441a      	add	r2, r3
 800ba3a:	89bb      	ldrh	r3, [r7, #12]
 800ba3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba4c:	b29b      	uxth	r3, r3
 800ba4e:	8013      	strh	r3, [r2, #0]
 800ba50:	e3f9      	b.n	800c246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	009b      	lsls	r3, r3, #2
 800ba5a:	4413      	add	r3, r2
 800ba5c:	881b      	ldrh	r3, [r3, #0]
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba68:	81fb      	strh	r3, [r7, #14]
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	781b      	ldrb	r3, [r3, #0]
 800ba70:	009b      	lsls	r3, r3, #2
 800ba72:	441a      	add	r2, r3
 800ba74:	89fb      	ldrh	r3, [r7, #14]
 800ba76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba86:	b29b      	uxth	r3, r3
 800ba88:	8013      	strh	r3, [r2, #0]
 800ba8a:	e3dc      	b.n	800c246 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	461a      	mov	r2, r3
 800ba9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba9c:	4413      	add	r3, r2
 800ba9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	00da      	lsls	r2, r3, #3
 800baa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa8:	4413      	add	r3, r2
 800baaa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800baae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	88db      	ldrh	r3, [r3, #6]
 800bab4:	085b      	lsrs	r3, r3, #1
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	005b      	lsls	r3, r3, #1
 800baba:	b29a      	uxth	r2, r3
 800babc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800babe:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800baca:	b29b      	uxth	r3, r3
 800bacc:	461a      	mov	r2, r3
 800bace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad0:	4413      	add	r3, r2
 800bad2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	781b      	ldrb	r3, [r3, #0]
 800bad8:	00da      	lsls	r2, r3, #3
 800bada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800badc:	4413      	add	r3, r2
 800bade:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bae2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae6:	881b      	ldrh	r3, [r3, #0]
 800bae8:	b29b      	uxth	r3, r3
 800baea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800baee:	b29a      	uxth	r2, r3
 800baf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf2:	801a      	strh	r2, [r3, #0]
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	691b      	ldr	r3, [r3, #16]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10a      	bne.n	800bb12 <USB_ActivateEndpoint+0x28a>
 800bafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafe:	881b      	ldrh	r3, [r3, #0]
 800bb00:	b29b      	uxth	r3, r3
 800bb02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0e:	801a      	strh	r2, [r3, #0]
 800bb10:	e041      	b.n	800bb96 <USB_ActivateEndpoint+0x30e>
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	691b      	ldr	r3, [r3, #16]
 800bb16:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb18:	d81c      	bhi.n	800bb54 <USB_ActivateEndpoint+0x2cc>
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	691b      	ldr	r3, [r3, #16]
 800bb1e:	085b      	lsrs	r3, r3, #1
 800bb20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	691b      	ldr	r3, [r3, #16]
 800bb28:	f003 0301 	and.w	r3, r3, #1
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d004      	beq.n	800bb3a <USB_ActivateEndpoint+0x2b2>
 800bb30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb34:	3301      	adds	r3, #1
 800bb36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb3c:	881b      	ldrh	r3, [r3, #0]
 800bb3e:	b29a      	uxth	r2, r3
 800bb40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	029b      	lsls	r3, r3, #10
 800bb48:	b29b      	uxth	r3, r3
 800bb4a:	4313      	orrs	r3, r2
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb50:	801a      	strh	r2, [r3, #0]
 800bb52:	e020      	b.n	800bb96 <USB_ActivateEndpoint+0x30e>
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	691b      	ldr	r3, [r3, #16]
 800bb58:	095b      	lsrs	r3, r3, #5
 800bb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	f003 031f 	and.w	r3, r3, #31
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d104      	bne.n	800bb74 <USB_ActivateEndpoint+0x2ec>
 800bb6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb6e:	3b01      	subs	r3, #1
 800bb70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb76:	881b      	ldrh	r3, [r3, #0]
 800bb78:	b29a      	uxth	r2, r3
 800bb7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	029b      	lsls	r3, r3, #10
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	4313      	orrs	r3, r2
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	881b      	ldrh	r3, [r3, #0]
 800bba2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800bba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d01b      	beq.n	800bbe6 <USB_ActivateEndpoint+0x35e>
 800bbae:	687a      	ldr	r2, [r7, #4]
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	4413      	add	r3, r2
 800bbb8:	881b      	ldrh	r3, [r3, #0]
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbc4:	843b      	strh	r3, [r7, #32]
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	441a      	add	r2, r3
 800bbd0:	8c3b      	ldrh	r3, [r7, #32]
 800bbd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bbda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bbde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d124      	bne.n	800bc38 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bbee:	687a      	ldr	r2, [r7, #4]
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	009b      	lsls	r3, r3, #2
 800bbf6:	4413      	add	r3, r2
 800bbf8:	881b      	ldrh	r3, [r3, #0]
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc04:	83bb      	strh	r3, [r7, #28]
 800bc06:	8bbb      	ldrh	r3, [r7, #28]
 800bc08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bc0c:	83bb      	strh	r3, [r7, #28]
 800bc0e:	8bbb      	ldrh	r3, [r7, #28]
 800bc10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bc14:	83bb      	strh	r3, [r7, #28]
 800bc16:	687a      	ldr	r2, [r7, #4]
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	009b      	lsls	r3, r3, #2
 800bc1e:	441a      	add	r2, r3
 800bc20:	8bbb      	ldrh	r3, [r7, #28]
 800bc22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	8013      	strh	r3, [r2, #0]
 800bc36:	e306      	b.n	800c246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800bc38:	687a      	ldr	r2, [r7, #4]
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	009b      	lsls	r3, r3, #2
 800bc40:	4413      	add	r3, r2
 800bc42:	881b      	ldrh	r3, [r3, #0]
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc4e:	83fb      	strh	r3, [r7, #30]
 800bc50:	8bfb      	ldrh	r3, [r7, #30]
 800bc52:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bc56:	83fb      	strh	r3, [r7, #30]
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	441a      	add	r2, r3
 800bc62:	8bfb      	ldrh	r3, [r7, #30]
 800bc64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	8013      	strh	r3, [r2, #0]
 800bc78:	e2e5      	b.n	800c246 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	78db      	ldrb	r3, [r3, #3]
 800bc7e:	2b02      	cmp	r3, #2
 800bc80:	d11e      	bne.n	800bcc0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bc82:	687a      	ldr	r2, [r7, #4]
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	009b      	lsls	r3, r3, #2
 800bc8a:	4413      	add	r3, r2
 800bc8c:	881b      	ldrh	r3, [r3, #0]
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc98:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	441a      	add	r2, r3
 800bca6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800bcaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcb2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bcb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcba:	b29b      	uxth	r3, r3
 800bcbc:	8013      	strh	r3, [r2, #0]
 800bcbe:	e01d      	b.n	800bcfc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	009b      	lsls	r3, r3, #2
 800bcc8:	4413      	add	r3, r2
 800bcca:	881b      	ldrh	r3, [r3, #0]
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bcd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcd6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800bcda:	687a      	ldr	r2, [r7, #4]
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	781b      	ldrb	r3, [r3, #0]
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	441a      	add	r2, r3
 800bce4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800bce8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bcf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcf8:	b29b      	uxth	r3, r3
 800bcfa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd06:	b29b      	uxth	r3, r3
 800bd08:	461a      	mov	r2, r3
 800bd0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bd0c:	4413      	add	r3, r2
 800bd0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	00da      	lsls	r2, r3, #3
 800bd16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bd18:	4413      	add	r3, r2
 800bd1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bd1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	891b      	ldrh	r3, [r3, #8]
 800bd24:	085b      	lsrs	r3, r3, #1
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	005b      	lsls	r3, r3, #1
 800bd2a:	b29a      	uxth	r2, r3
 800bd2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd2e:	801a      	strh	r2, [r3, #0]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	677b      	str	r3, [r7, #116]	@ 0x74
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	461a      	mov	r2, r3
 800bd3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd40:	4413      	add	r3, r2
 800bd42:	677b      	str	r3, [r7, #116]	@ 0x74
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	00da      	lsls	r2, r3, #3
 800bd4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd4c:	4413      	add	r3, r2
 800bd4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800bd52:	673b      	str	r3, [r7, #112]	@ 0x70
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	895b      	ldrh	r3, [r3, #10]
 800bd58:	085b      	lsrs	r3, r3, #1
 800bd5a:	b29b      	uxth	r3, r3
 800bd5c:	005b      	lsls	r3, r3, #1
 800bd5e:	b29a      	uxth	r2, r3
 800bd60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	785b      	ldrb	r3, [r3, #1]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f040 81af 	bne.w	800c0cc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bd6e:	687a      	ldr	r2, [r7, #4]
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	4413      	add	r3, r2
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800bd7e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800bd82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d01d      	beq.n	800bdc6 <USB_ActivateEndpoint+0x53e>
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	009b      	lsls	r3, r3, #2
 800bd92:	4413      	add	r3, r2
 800bd94:	881b      	ldrh	r3, [r3, #0]
 800bd96:	b29b      	uxth	r3, r3
 800bd98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bda0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	009b      	lsls	r3, r3, #2
 800bdac:	441a      	add	r2, r3
 800bdae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800bdb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bdbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bdc6:	687a      	ldr	r2, [r7, #4]
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	781b      	ldrb	r3, [r3, #0]
 800bdcc:	009b      	lsls	r3, r3, #2
 800bdce:	4413      	add	r3, r2
 800bdd0:	881b      	ldrh	r3, [r3, #0]
 800bdd2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800bdd6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800bdda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d01d      	beq.n	800be1e <USB_ActivateEndpoint+0x596>
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	781b      	ldrb	r3, [r3, #0]
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	4413      	add	r3, r2
 800bdec:	881b      	ldrh	r3, [r3, #0]
 800bdee:	b29b      	uxth	r3, r3
 800bdf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdf8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800bdfc:	687a      	ldr	r2, [r7, #4]
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	441a      	add	r2, r3
 800be06:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800be0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800be1a:	b29b      	uxth	r3, r3
 800be1c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	785b      	ldrb	r3, [r3, #1]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d16b      	bne.n	800befe <USB_ActivateEndpoint+0x676>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be30:	b29b      	uxth	r3, r3
 800be32:	461a      	mov	r2, r3
 800be34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be36:	4413      	add	r3, r2
 800be38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	00da      	lsls	r2, r3, #3
 800be40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be42:	4413      	add	r3, r2
 800be44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be54:	b29a      	uxth	r2, r3
 800be56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be58:	801a      	strh	r2, [r3, #0]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	691b      	ldr	r3, [r3, #16]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d10a      	bne.n	800be78 <USB_ActivateEndpoint+0x5f0>
 800be62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be64:	881b      	ldrh	r3, [r3, #0]
 800be66:	b29b      	uxth	r3, r3
 800be68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be70:	b29a      	uxth	r2, r3
 800be72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be74:	801a      	strh	r2, [r3, #0]
 800be76:	e05d      	b.n	800bf34 <USB_ActivateEndpoint+0x6ac>
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	691b      	ldr	r3, [r3, #16]
 800be7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800be7e:	d81c      	bhi.n	800beba <USB_ActivateEndpoint+0x632>
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	691b      	ldr	r3, [r3, #16]
 800be84:	085b      	lsrs	r3, r3, #1
 800be86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	691b      	ldr	r3, [r3, #16]
 800be8e:	f003 0301 	and.w	r3, r3, #1
 800be92:	2b00      	cmp	r3, #0
 800be94:	d004      	beq.n	800bea0 <USB_ActivateEndpoint+0x618>
 800be96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800be9a:	3301      	adds	r3, #1
 800be9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bea2:	881b      	ldrh	r3, [r3, #0]
 800bea4:	b29a      	uxth	r2, r3
 800bea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800beaa:	b29b      	uxth	r3, r3
 800beac:	029b      	lsls	r3, r3, #10
 800beae:	b29b      	uxth	r3, r3
 800beb0:	4313      	orrs	r3, r2
 800beb2:	b29a      	uxth	r2, r3
 800beb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800beb6:	801a      	strh	r2, [r3, #0]
 800beb8:	e03c      	b.n	800bf34 <USB_ActivateEndpoint+0x6ac>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	691b      	ldr	r3, [r3, #16]
 800bebe:	095b      	lsrs	r3, r3, #5
 800bec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	691b      	ldr	r3, [r3, #16]
 800bec8:	f003 031f 	and.w	r3, r3, #31
 800becc:	2b00      	cmp	r3, #0
 800bece:	d104      	bne.n	800beda <USB_ActivateEndpoint+0x652>
 800bed0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bed4:	3b01      	subs	r3, #1
 800bed6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800beda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bedc:	881b      	ldrh	r3, [r3, #0]
 800bede:	b29a      	uxth	r2, r3
 800bee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	029b      	lsls	r3, r3, #10
 800bee8:	b29b      	uxth	r3, r3
 800beea:	4313      	orrs	r3, r2
 800beec:	b29b      	uxth	r3, r3
 800beee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bef6:	b29a      	uxth	r2, r3
 800bef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800befa:	801a      	strh	r2, [r3, #0]
 800befc:	e01a      	b.n	800bf34 <USB_ActivateEndpoint+0x6ac>
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	785b      	ldrb	r3, [r3, #1]
 800bf02:	2b01      	cmp	r3, #1
 800bf04:	d116      	bne.n	800bf34 <USB_ActivateEndpoint+0x6ac>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf10:	b29b      	uxth	r3, r3
 800bf12:	461a      	mov	r2, r3
 800bf14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf16:	4413      	add	r3, r2
 800bf18:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	00da      	lsls	r2, r3, #3
 800bf20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf22:	4413      	add	r3, r2
 800bf24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf28:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	691b      	ldr	r3, [r3, #16]
 800bf2e:	b29a      	uxth	r2, r3
 800bf30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf32:	801a      	strh	r2, [r3, #0]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	785b      	ldrb	r3, [r3, #1]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d16b      	bne.n	800c018 <USB_ActivateEndpoint+0x790>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf50:	4413      	add	r3, r2
 800bf52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	00da      	lsls	r2, r3, #3
 800bf5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf5c:	4413      	add	r3, r2
 800bf5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf62:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bf64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf66:	881b      	ldrh	r3, [r3, #0]
 800bf68:	b29b      	uxth	r3, r3
 800bf6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf6e:	b29a      	uxth	r2, r3
 800bf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf72:	801a      	strh	r2, [r3, #0]
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	691b      	ldr	r3, [r3, #16]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d10a      	bne.n	800bf92 <USB_ActivateEndpoint+0x70a>
 800bf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf7e:	881b      	ldrh	r3, [r3, #0]
 800bf80:	b29b      	uxth	r3, r3
 800bf82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf8e:	801a      	strh	r2, [r3, #0]
 800bf90:	e05b      	b.n	800c04a <USB_ActivateEndpoint+0x7c2>
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	691b      	ldr	r3, [r3, #16]
 800bf96:	2b3e      	cmp	r3, #62	@ 0x3e
 800bf98:	d81c      	bhi.n	800bfd4 <USB_ActivateEndpoint+0x74c>
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	691b      	ldr	r3, [r3, #16]
 800bf9e:	085b      	lsrs	r3, r3, #1
 800bfa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	691b      	ldr	r3, [r3, #16]
 800bfa8:	f003 0301 	and.w	r3, r3, #1
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d004      	beq.n	800bfba <USB_ActivateEndpoint+0x732>
 800bfb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfb4:	3301      	adds	r3, #1
 800bfb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bfba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfbc:	881b      	ldrh	r3, [r3, #0]
 800bfbe:	b29a      	uxth	r2, r3
 800bfc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	029b      	lsls	r3, r3, #10
 800bfc8:	b29b      	uxth	r3, r3
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	b29a      	uxth	r2, r3
 800bfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd0:	801a      	strh	r2, [r3, #0]
 800bfd2:	e03a      	b.n	800c04a <USB_ActivateEndpoint+0x7c2>
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	691b      	ldr	r3, [r3, #16]
 800bfd8:	095b      	lsrs	r3, r3, #5
 800bfda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	691b      	ldr	r3, [r3, #16]
 800bfe2:	f003 031f 	and.w	r3, r3, #31
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d104      	bne.n	800bff4 <USB_ActivateEndpoint+0x76c>
 800bfea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfee:	3b01      	subs	r3, #1
 800bff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff6:	881b      	ldrh	r3, [r3, #0]
 800bff8:	b29a      	uxth	r2, r3
 800bffa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bffe:	b29b      	uxth	r3, r3
 800c000:	029b      	lsls	r3, r3, #10
 800c002:	b29b      	uxth	r3, r3
 800c004:	4313      	orrs	r3, r2
 800c006:	b29b      	uxth	r3, r3
 800c008:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c00c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c010:	b29a      	uxth	r2, r3
 800c012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c014:	801a      	strh	r2, [r3, #0]
 800c016:	e018      	b.n	800c04a <USB_ActivateEndpoint+0x7c2>
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	785b      	ldrb	r3, [r3, #1]
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d114      	bne.n	800c04a <USB_ActivateEndpoint+0x7c2>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c026:	b29b      	uxth	r3, r3
 800c028:	461a      	mov	r2, r3
 800c02a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c02c:	4413      	add	r3, r2
 800c02e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	00da      	lsls	r2, r3, #3
 800c036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c038:	4413      	add	r3, r2
 800c03a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c03e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	691b      	ldr	r3, [r3, #16]
 800c044:	b29a      	uxth	r2, r3
 800c046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c048:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	009b      	lsls	r3, r3, #2
 800c052:	4413      	add	r3, r2
 800c054:	881b      	ldrh	r3, [r3, #0]
 800c056:	b29b      	uxth	r3, r3
 800c058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c060:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c062:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c064:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c068:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c06a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c06c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c070:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	441a      	add	r2, r3
 800c07c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c07e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c08e:	b29b      	uxth	r3, r3
 800c090:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c092:	687a      	ldr	r2, [r7, #4]
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	009b      	lsls	r3, r3, #2
 800c09a:	4413      	add	r3, r2
 800c09c:	881b      	ldrh	r3, [r3, #0]
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0a8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c0aa:	687a      	ldr	r2, [r7, #4]
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	781b      	ldrb	r3, [r3, #0]
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	441a      	add	r2, r3
 800c0b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c0b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	8013      	strh	r3, [r2, #0]
 800c0ca:	e0bc      	b.n	800c246 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	4413      	add	r3, r2
 800c0d6:	881b      	ldrh	r3, [r3, #0]
 800c0d8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800c0dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c0e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d01d      	beq.n	800c124 <USB_ActivateEndpoint+0x89c>
 800c0e8:	687a      	ldr	r2, [r7, #4]
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	009b      	lsls	r3, r3, #2
 800c0f0:	4413      	add	r3, r2
 800c0f2:	881b      	ldrh	r3, [r3, #0]
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0fe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	441a      	add	r2, r3
 800c10c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c118:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c11c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c120:	b29b      	uxth	r3, r3
 800c122:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c124:	687a      	ldr	r2, [r7, #4]
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	781b      	ldrb	r3, [r3, #0]
 800c12a:	009b      	lsls	r3, r3, #2
 800c12c:	4413      	add	r3, r2
 800c12e:	881b      	ldrh	r3, [r3, #0]
 800c130:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c134:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d01d      	beq.n	800c17c <USB_ActivateEndpoint+0x8f4>
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	4413      	add	r3, r2
 800c14a:	881b      	ldrh	r3, [r3, #0]
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c156:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800c15a:	687a      	ldr	r2, [r7, #4]
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	441a      	add	r2, r3
 800c164:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800c168:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c16c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c170:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c174:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c178:	b29b      	uxth	r3, r3
 800c17a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	78db      	ldrb	r3, [r3, #3]
 800c180:	2b01      	cmp	r3, #1
 800c182:	d024      	beq.n	800c1ce <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	781b      	ldrb	r3, [r3, #0]
 800c18a:	009b      	lsls	r3, r3, #2
 800c18c:	4413      	add	r3, r2
 800c18e:	881b      	ldrh	r3, [r3, #0]
 800c190:	b29b      	uxth	r3, r3
 800c192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c19a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c19e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c1a2:	f083 0320 	eor.w	r3, r3, #32
 800c1a6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c1aa:	687a      	ldr	r2, [r7, #4]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	441a      	add	r2, r3
 800c1b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c1b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	8013      	strh	r3, [r2, #0]
 800c1cc:	e01d      	b.n	800c20a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	4413      	add	r3, r2
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	b29b      	uxth	r3, r3
 800c1dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1e4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	781b      	ldrb	r3, [r3, #0]
 800c1ee:	009b      	lsls	r3, r3, #2
 800c1f0:	441a      	add	r2, r3
 800c1f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c1f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c206:	b29b      	uxth	r3, r3
 800c208:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	781b      	ldrb	r3, [r3, #0]
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	4413      	add	r3, r2
 800c214:	881b      	ldrh	r3, [r3, #0]
 800c216:	b29b      	uxth	r3, r3
 800c218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c220:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	009b      	lsls	r3, r3, #2
 800c22c:	441a      	add	r2, r3
 800c22e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c232:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c236:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c23a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c242:	b29b      	uxth	r3, r3
 800c244:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c246:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	379c      	adds	r7, #156	@ 0x9c
 800c24e:	46bd      	mov	sp, r7
 800c250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c254:	4770      	bx	lr
 800c256:	bf00      	nop

0800c258 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c258:	b480      	push	{r7}
 800c25a:	b08d      	sub	sp, #52	@ 0x34
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	7b1b      	ldrb	r3, [r3, #12]
 800c266:	2b00      	cmp	r3, #0
 800c268:	f040 808e 	bne.w	800c388 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	785b      	ldrb	r3, [r3, #1]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d044      	beq.n	800c2fe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c274:	687a      	ldr	r2, [r7, #4]
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	009b      	lsls	r3, r3, #2
 800c27c:	4413      	add	r3, r2
 800c27e:	881b      	ldrh	r3, [r3, #0]
 800c280:	81bb      	strh	r3, [r7, #12]
 800c282:	89bb      	ldrh	r3, [r7, #12]
 800c284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d01b      	beq.n	800c2c4 <USB_DeactivateEndpoint+0x6c>
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	009b      	lsls	r3, r3, #2
 800c294:	4413      	add	r3, r2
 800c296:	881b      	ldrh	r3, [r3, #0]
 800c298:	b29b      	uxth	r3, r3
 800c29a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c29e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2a2:	817b      	strh	r3, [r7, #10]
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	441a      	add	r2, r3
 800c2ae:	897b      	ldrh	r3, [r7, #10]
 800c2b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c2c0:	b29b      	uxth	r3, r3
 800c2c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	4413      	add	r3, r2
 800c2ce:	881b      	ldrh	r3, [r3, #0]
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2da:	813b      	strh	r3, [r7, #8]
 800c2dc:	687a      	ldr	r2, [r7, #4]
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	009b      	lsls	r3, r3, #2
 800c2e4:	441a      	add	r2, r3
 800c2e6:	893b      	ldrh	r3, [r7, #8]
 800c2e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2f8:	b29b      	uxth	r3, r3
 800c2fa:	8013      	strh	r3, [r2, #0]
 800c2fc:	e192      	b.n	800c624 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	781b      	ldrb	r3, [r3, #0]
 800c304:	009b      	lsls	r3, r3, #2
 800c306:	4413      	add	r3, r2
 800c308:	881b      	ldrh	r3, [r3, #0]
 800c30a:	827b      	strh	r3, [r7, #18]
 800c30c:	8a7b      	ldrh	r3, [r7, #18]
 800c30e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c312:	2b00      	cmp	r3, #0
 800c314:	d01b      	beq.n	800c34e <USB_DeactivateEndpoint+0xf6>
 800c316:	687a      	ldr	r2, [r7, #4]
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	009b      	lsls	r3, r3, #2
 800c31e:	4413      	add	r3, r2
 800c320:	881b      	ldrh	r3, [r3, #0]
 800c322:	b29b      	uxth	r3, r3
 800c324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c32c:	823b      	strh	r3, [r7, #16]
 800c32e:	687a      	ldr	r2, [r7, #4]
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	009b      	lsls	r3, r3, #2
 800c336:	441a      	add	r2, r3
 800c338:	8a3b      	ldrh	r3, [r7, #16]
 800c33a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c33e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c342:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	009b      	lsls	r3, r3, #2
 800c356:	4413      	add	r3, r2
 800c358:	881b      	ldrh	r3, [r3, #0]
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c360:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c364:	81fb      	strh	r3, [r7, #14]
 800c366:	687a      	ldr	r2, [r7, #4]
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	781b      	ldrb	r3, [r3, #0]
 800c36c:	009b      	lsls	r3, r3, #2
 800c36e:	441a      	add	r2, r3
 800c370:	89fb      	ldrh	r3, [r7, #14]
 800c372:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c376:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c37a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c37e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c382:	b29b      	uxth	r3, r3
 800c384:	8013      	strh	r3, [r2, #0]
 800c386:	e14d      	b.n	800c624 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	785b      	ldrb	r3, [r3, #1]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	f040 80a5 	bne.w	800c4dc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	781b      	ldrb	r3, [r3, #0]
 800c398:	009b      	lsls	r3, r3, #2
 800c39a:	4413      	add	r3, r2
 800c39c:	881b      	ldrh	r3, [r3, #0]
 800c39e:	843b      	strh	r3, [r7, #32]
 800c3a0:	8c3b      	ldrh	r3, [r7, #32]
 800c3a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d01b      	beq.n	800c3e2 <USB_DeactivateEndpoint+0x18a>
 800c3aa:	687a      	ldr	r2, [r7, #4]
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	009b      	lsls	r3, r3, #2
 800c3b2:	4413      	add	r3, r2
 800c3b4:	881b      	ldrh	r3, [r3, #0]
 800c3b6:	b29b      	uxth	r3, r3
 800c3b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3c0:	83fb      	strh	r3, [r7, #30]
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	441a      	add	r2, r3
 800c3cc:	8bfb      	ldrh	r3, [r7, #30]
 800c3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3de:	b29b      	uxth	r3, r3
 800c3e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4413      	add	r3, r2
 800c3ec:	881b      	ldrh	r3, [r3, #0]
 800c3ee:	83bb      	strh	r3, [r7, #28]
 800c3f0:	8bbb      	ldrh	r3, [r7, #28]
 800c3f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d01b      	beq.n	800c432 <USB_DeactivateEndpoint+0x1da>
 800c3fa:	687a      	ldr	r2, [r7, #4]
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	4413      	add	r3, r2
 800c404:	881b      	ldrh	r3, [r3, #0]
 800c406:	b29b      	uxth	r3, r3
 800c408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c410:	837b      	strh	r3, [r7, #26]
 800c412:	687a      	ldr	r2, [r7, #4]
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	441a      	add	r2, r3
 800c41c:	8b7b      	ldrh	r3, [r7, #26]
 800c41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c42a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c42e:	b29b      	uxth	r3, r3
 800c430:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	781b      	ldrb	r3, [r3, #0]
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	4413      	add	r3, r2
 800c43c:	881b      	ldrh	r3, [r3, #0]
 800c43e:	b29b      	uxth	r3, r3
 800c440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c448:	833b      	strh	r3, [r7, #24]
 800c44a:	687a      	ldr	r2, [r7, #4]
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	781b      	ldrb	r3, [r3, #0]
 800c450:	009b      	lsls	r3, r3, #2
 800c452:	441a      	add	r2, r3
 800c454:	8b3b      	ldrh	r3, [r7, #24]
 800c456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c45a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c45e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c462:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c466:	b29b      	uxth	r3, r3
 800c468:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	4413      	add	r3, r2
 800c474:	881b      	ldrh	r3, [r3, #0]
 800c476:	b29b      	uxth	r3, r3
 800c478:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c47c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c480:	82fb      	strh	r3, [r7, #22]
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	781b      	ldrb	r3, [r3, #0]
 800c488:	009b      	lsls	r3, r3, #2
 800c48a:	441a      	add	r2, r3
 800c48c:	8afb      	ldrh	r3, [r7, #22]
 800c48e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c49a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c4a2:	687a      	ldr	r2, [r7, #4]
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	4413      	add	r3, r2
 800c4ac:	881b      	ldrh	r3, [r3, #0]
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4b8:	82bb      	strh	r3, [r7, #20]
 800c4ba:	687a      	ldr	r2, [r7, #4]
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	009b      	lsls	r3, r3, #2
 800c4c2:	441a      	add	r2, r3
 800c4c4:	8abb      	ldrh	r3, [r7, #20]
 800c4c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	8013      	strh	r3, [r2, #0]
 800c4da:	e0a3      	b.n	800c624 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	4413      	add	r3, r2
 800c4e6:	881b      	ldrh	r3, [r3, #0]
 800c4e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c4ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c4ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d01b      	beq.n	800c52c <USB_DeactivateEndpoint+0x2d4>
 800c4f4:	687a      	ldr	r2, [r7, #4]
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	009b      	lsls	r3, r3, #2
 800c4fc:	4413      	add	r3, r2
 800c4fe:	881b      	ldrh	r3, [r3, #0]
 800c500:	b29b      	uxth	r3, r3
 800c502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c50a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c50c:	687a      	ldr	r2, [r7, #4]
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	441a      	add	r2, r3
 800c516:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c51c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c520:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c528:	b29b      	uxth	r3, r3
 800c52a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c52c:	687a      	ldr	r2, [r7, #4]
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	4413      	add	r3, r2
 800c536:	881b      	ldrh	r3, [r3, #0]
 800c538:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c53a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c540:	2b00      	cmp	r3, #0
 800c542:	d01b      	beq.n	800c57c <USB_DeactivateEndpoint+0x324>
 800c544:	687a      	ldr	r2, [r7, #4]
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	009b      	lsls	r3, r3, #2
 800c54c:	4413      	add	r3, r2
 800c54e:	881b      	ldrh	r3, [r3, #0]
 800c550:	b29b      	uxth	r3, r3
 800c552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c55a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c55c:	687a      	ldr	r2, [r7, #4]
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	441a      	add	r2, r3
 800c566:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c578:	b29b      	uxth	r3, r3
 800c57a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	4413      	add	r3, r2
 800c586:	881b      	ldrh	r3, [r3, #0]
 800c588:	b29b      	uxth	r3, r3
 800c58a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c592:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c594:	687a      	ldr	r2, [r7, #4]
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	009b      	lsls	r3, r3, #2
 800c59c:	441a      	add	r2, r3
 800c59e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	4413      	add	r3, r2
 800c5be:	881b      	ldrh	r3, [r3, #0]
 800c5c0:	b29b      	uxth	r3, r3
 800c5c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c5cc:	687a      	ldr	r2, [r7, #4]
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	781b      	ldrb	r3, [r3, #0]
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	441a      	add	r2, r3
 800c5d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	009b      	lsls	r3, r3, #2
 800c5f4:	4413      	add	r3, r2
 800c5f6:	881b      	ldrh	r3, [r3, #0]
 800c5f8:	b29b      	uxth	r3, r3
 800c5fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c5fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c602:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c604:	687a      	ldr	r2, [r7, #4]
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	781b      	ldrb	r3, [r3, #0]
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	441a      	add	r2, r3
 800c60e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c610:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c614:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c61c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c620:	b29b      	uxth	r3, r3
 800c622:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3734      	adds	r7, #52	@ 0x34
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr

0800c632 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c632:	b580      	push	{r7, lr}
 800c634:	b0ac      	sub	sp, #176	@ 0xb0
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
 800c63a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	785b      	ldrb	r3, [r3, #1]
 800c640:	2b01      	cmp	r3, #1
 800c642:	f040 84ca 	bne.w	800cfda <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	699a      	ldr	r2, [r3, #24]
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	691b      	ldr	r3, [r3, #16]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d904      	bls.n	800c65c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	691b      	ldr	r3, [r3, #16]
 800c656:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c65a:	e003      	b.n	800c664 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	699b      	ldr	r3, [r3, #24]
 800c660:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	7b1b      	ldrb	r3, [r3, #12]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d122      	bne.n	800c6b2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	6959      	ldr	r1, [r3, #20]
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	88da      	ldrh	r2, [r3, #6]
 800c674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c678:	b29b      	uxth	r3, r3
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 febd 	bl	800d3fa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	613b      	str	r3, [r7, #16]
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	461a      	mov	r2, r3
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	4413      	add	r3, r2
 800c692:	613b      	str	r3, [r7, #16]
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	781b      	ldrb	r3, [r3, #0]
 800c698:	00da      	lsls	r2, r3, #3
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	4413      	add	r3, r2
 800c69e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c6a2:	60fb      	str	r3, [r7, #12]
 800c6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6a8:	b29a      	uxth	r2, r3
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	801a      	strh	r2, [r3, #0]
 800c6ae:	f000 bc6f 	b.w	800cf90 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	78db      	ldrb	r3, [r3, #3]
 800c6b6:	2b02      	cmp	r3, #2
 800c6b8:	f040 831e 	bne.w	800ccf8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	6a1a      	ldr	r2, [r3, #32]
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	691b      	ldr	r3, [r3, #16]
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	f240 82cf 	bls.w	800cc68 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c6ca:	687a      	ldr	r2, [r7, #4]
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	4413      	add	r3, r2
 800c6d4:	881b      	ldrh	r3, [r3, #0]
 800c6d6:	b29b      	uxth	r3, r3
 800c6d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	009b      	lsls	r3, r3, #2
 800c6ec:	441a      	add	r2, r3
 800c6ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c6f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c6fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c702:	b29b      	uxth	r3, r3
 800c704:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	6a1a      	ldr	r2, [r3, #32]
 800c70a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c70e:	1ad2      	subs	r2, r2, r3
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	009b      	lsls	r3, r3, #2
 800c71c:	4413      	add	r3, r2
 800c71e:	881b      	ldrh	r3, [r3, #0]
 800c720:	b29b      	uxth	r3, r3
 800c722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c726:	2b00      	cmp	r3, #0
 800c728:	f000 814f 	beq.w	800c9ca <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	785b      	ldrb	r3, [r3, #1]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d16b      	bne.n	800c810 <USB_EPStartXfer+0x1de>
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c742:	b29b      	uxth	r3, r3
 800c744:	461a      	mov	r2, r3
 800c746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c748:	4413      	add	r3, r2
 800c74a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	00da      	lsls	r2, r3, #3
 800c752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c754:	4413      	add	r3, r2
 800c756:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c75a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75e:	881b      	ldrh	r3, [r3, #0]
 800c760:	b29b      	uxth	r3, r3
 800c762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c766:	b29a      	uxth	r2, r3
 800c768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c76a:	801a      	strh	r2, [r3, #0]
 800c76c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c770:	2b00      	cmp	r3, #0
 800c772:	d10a      	bne.n	800c78a <USB_EPStartXfer+0x158>
 800c774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c776:	881b      	ldrh	r3, [r3, #0]
 800c778:	b29b      	uxth	r3, r3
 800c77a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c77e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c782:	b29a      	uxth	r2, r3
 800c784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c786:	801a      	strh	r2, [r3, #0]
 800c788:	e05b      	b.n	800c842 <USB_EPStartXfer+0x210>
 800c78a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c78e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c790:	d81c      	bhi.n	800c7cc <USB_EPStartXfer+0x19a>
 800c792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c796:	085b      	lsrs	r3, r3, #1
 800c798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c79c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7a0:	f003 0301 	and.w	r3, r3, #1
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d004      	beq.n	800c7b2 <USB_EPStartXfer+0x180>
 800c7a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b4:	881b      	ldrh	r3, [r3, #0]
 800c7b6:	b29a      	uxth	r2, r3
 800c7b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	029b      	lsls	r3, r3, #10
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	b29a      	uxth	r2, r3
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	801a      	strh	r2, [r3, #0]
 800c7ca:	e03a      	b.n	800c842 <USB_EPStartXfer+0x210>
 800c7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7d0:	095b      	lsrs	r3, r3, #5
 800c7d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c7d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7da:	f003 031f 	and.w	r3, r3, #31
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d104      	bne.n	800c7ec <USB_EPStartXfer+0x1ba>
 800c7e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7e6:	3b01      	subs	r3, #1
 800c7e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	881b      	ldrh	r3, [r3, #0]
 800c7f0:	b29a      	uxth	r2, r3
 800c7f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7f6:	b29b      	uxth	r3, r3
 800c7f8:	029b      	lsls	r3, r3, #10
 800c7fa:	b29b      	uxth	r3, r3
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c804:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c808:	b29a      	uxth	r2, r3
 800c80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80c:	801a      	strh	r2, [r3, #0]
 800c80e:	e018      	b.n	800c842 <USB_EPStartXfer+0x210>
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	785b      	ldrb	r3, [r3, #1]
 800c814:	2b01      	cmp	r3, #1
 800c816:	d114      	bne.n	800c842 <USB_EPStartXfer+0x210>
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c81e:	b29b      	uxth	r3, r3
 800c820:	461a      	mov	r2, r3
 800c822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c824:	4413      	add	r3, r2
 800c826:	633b      	str	r3, [r7, #48]	@ 0x30
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	781b      	ldrb	r3, [r3, #0]
 800c82c:	00da      	lsls	r2, r3, #3
 800c82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c830:	4413      	add	r3, r2
 800c832:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c83c:	b29a      	uxth	r2, r3
 800c83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c840:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	895b      	ldrh	r3, [r3, #10]
 800c846:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	6959      	ldr	r1, [r3, #20]
 800c84e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c852:	b29b      	uxth	r3, r3
 800c854:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f000 fdce 	bl	800d3fa <USB_WritePMA>
            ep->xfer_buff += len;
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	695a      	ldr	r2, [r3, #20]
 800c862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c866:	441a      	add	r2, r3
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	6a1a      	ldr	r2, [r3, #32]
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	691b      	ldr	r3, [r3, #16]
 800c874:	429a      	cmp	r2, r3
 800c876:	d907      	bls.n	800c888 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	6a1a      	ldr	r2, [r3, #32]
 800c87c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c880:	1ad2      	subs	r2, r2, r3
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	621a      	str	r2, [r3, #32]
 800c886:	e006      	b.n	800c896 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	6a1b      	ldr	r3, [r3, #32]
 800c88c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	2200      	movs	r2, #0
 800c894:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	785b      	ldrb	r3, [r3, #1]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d16b      	bne.n	800c976 <USB_EPStartXfer+0x344>
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	61bb      	str	r3, [r7, #24]
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8a8:	b29b      	uxth	r3, r3
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	4413      	add	r3, r2
 800c8b0:	61bb      	str	r3, [r7, #24]
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	781b      	ldrb	r3, [r3, #0]
 800c8b6:	00da      	lsls	r2, r3, #3
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	4413      	add	r3, r2
 800c8bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8c0:	617b      	str	r3, [r7, #20]
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	881b      	ldrh	r3, [r3, #0]
 800c8c6:	b29b      	uxth	r3, r3
 800c8c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8cc:	b29a      	uxth	r2, r3
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	801a      	strh	r2, [r3, #0]
 800c8d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d10a      	bne.n	800c8f0 <USB_EPStartXfer+0x2be>
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	881b      	ldrh	r3, [r3, #0]
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8e8:	b29a      	uxth	r2, r3
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	801a      	strh	r2, [r3, #0]
 800c8ee:	e05d      	b.n	800c9ac <USB_EPStartXfer+0x37a>
 800c8f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800c8f6:	d81c      	bhi.n	800c932 <USB_EPStartXfer+0x300>
 800c8f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8fc:	085b      	lsrs	r3, r3, #1
 800c8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d004      	beq.n	800c918 <USB_EPStartXfer+0x2e6>
 800c90e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c912:	3301      	adds	r3, #1
 800c914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	881b      	ldrh	r3, [r3, #0]
 800c91c:	b29a      	uxth	r2, r3
 800c91e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c922:	b29b      	uxth	r3, r3
 800c924:	029b      	lsls	r3, r3, #10
 800c926:	b29b      	uxth	r3, r3
 800c928:	4313      	orrs	r3, r2
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	801a      	strh	r2, [r3, #0]
 800c930:	e03c      	b.n	800c9ac <USB_EPStartXfer+0x37a>
 800c932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c936:	095b      	lsrs	r3, r3, #5
 800c938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c93c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c940:	f003 031f 	and.w	r3, r3, #31
 800c944:	2b00      	cmp	r3, #0
 800c946:	d104      	bne.n	800c952 <USB_EPStartXfer+0x320>
 800c948:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c94c:	3b01      	subs	r3, #1
 800c94e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	b29a      	uxth	r2, r3
 800c958:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c95c:	b29b      	uxth	r3, r3
 800c95e:	029b      	lsls	r3, r3, #10
 800c960:	b29b      	uxth	r3, r3
 800c962:	4313      	orrs	r3, r2
 800c964:	b29b      	uxth	r3, r3
 800c966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c96a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c96e:	b29a      	uxth	r2, r3
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	801a      	strh	r2, [r3, #0]
 800c974:	e01a      	b.n	800c9ac <USB_EPStartXfer+0x37a>
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	785b      	ldrb	r3, [r3, #1]
 800c97a:	2b01      	cmp	r3, #1
 800c97c:	d116      	bne.n	800c9ac <USB_EPStartXfer+0x37a>
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	623b      	str	r3, [r7, #32]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c988:	b29b      	uxth	r3, r3
 800c98a:	461a      	mov	r2, r3
 800c98c:	6a3b      	ldr	r3, [r7, #32]
 800c98e:	4413      	add	r3, r2
 800c990:	623b      	str	r3, [r7, #32]
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	00da      	lsls	r2, r3, #3
 800c998:	6a3b      	ldr	r3, [r7, #32]
 800c99a:	4413      	add	r3, r2
 800c99c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9a0:	61fb      	str	r3, [r7, #28]
 800c9a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9a6:	b29a      	uxth	r2, r3
 800c9a8:	69fb      	ldr	r3, [r7, #28]
 800c9aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	891b      	ldrh	r3, [r3, #8]
 800c9b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	6959      	ldr	r1, [r3, #20]
 800c9b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f000 fd19 	bl	800d3fa <USB_WritePMA>
 800c9c8:	e2e2      	b.n	800cf90 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	785b      	ldrb	r3, [r3, #1]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d16b      	bne.n	800caaa <USB_EPStartXfer+0x478>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	461a      	mov	r2, r3
 800c9e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9e2:	4413      	add	r3, r2
 800c9e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	00da      	lsls	r2, r3, #3
 800c9ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9ee:	4413      	add	r3, r2
 800c9f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9f8:	881b      	ldrh	r3, [r3, #0]
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca00:	b29a      	uxth	r2, r3
 800ca02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca04:	801a      	strh	r2, [r3, #0]
 800ca06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d10a      	bne.n	800ca24 <USB_EPStartXfer+0x3f2>
 800ca0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca10:	881b      	ldrh	r3, [r3, #0]
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca1c:	b29a      	uxth	r2, r3
 800ca1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca20:	801a      	strh	r2, [r3, #0]
 800ca22:	e05d      	b.n	800cae0 <USB_EPStartXfer+0x4ae>
 800ca24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca28:	2b3e      	cmp	r3, #62	@ 0x3e
 800ca2a:	d81c      	bhi.n	800ca66 <USB_EPStartXfer+0x434>
 800ca2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca30:	085b      	lsrs	r3, r3, #1
 800ca32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca3a:	f003 0301 	and.w	r3, r3, #1
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d004      	beq.n	800ca4c <USB_EPStartXfer+0x41a>
 800ca42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca46:	3301      	adds	r3, #1
 800ca48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca4e:	881b      	ldrh	r3, [r3, #0]
 800ca50:	b29a      	uxth	r2, r3
 800ca52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca56:	b29b      	uxth	r3, r3
 800ca58:	029b      	lsls	r3, r3, #10
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca62:	801a      	strh	r2, [r3, #0]
 800ca64:	e03c      	b.n	800cae0 <USB_EPStartXfer+0x4ae>
 800ca66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca6a:	095b      	lsrs	r3, r3, #5
 800ca6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca74:	f003 031f 	and.w	r3, r3, #31
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d104      	bne.n	800ca86 <USB_EPStartXfer+0x454>
 800ca7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca80:	3b01      	subs	r3, #1
 800ca82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca88:	881b      	ldrh	r3, [r3, #0]
 800ca8a:	b29a      	uxth	r2, r3
 800ca8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca90:	b29b      	uxth	r3, r3
 800ca92:	029b      	lsls	r3, r3, #10
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	4313      	orrs	r3, r2
 800ca98:	b29b      	uxth	r3, r3
 800ca9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800caa2:	b29a      	uxth	r2, r3
 800caa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800caa6:	801a      	strh	r2, [r3, #0]
 800caa8:	e01a      	b.n	800cae0 <USB_EPStartXfer+0x4ae>
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	785b      	ldrb	r3, [r3, #1]
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d116      	bne.n	800cae0 <USB_EPStartXfer+0x4ae>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	653b      	str	r3, [r7, #80]	@ 0x50
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cabc:	b29b      	uxth	r3, r3
 800cabe:	461a      	mov	r2, r3
 800cac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cac2:	4413      	add	r3, r2
 800cac4:	653b      	str	r3, [r7, #80]	@ 0x50
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	00da      	lsls	r2, r3, #3
 800cacc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cace:	4413      	add	r3, r2
 800cad0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cada:	b29a      	uxth	r2, r3
 800cadc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cade:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	891b      	ldrh	r3, [r3, #8]
 800cae4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	6959      	ldr	r1, [r3, #20]
 800caec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800caf0:	b29b      	uxth	r3, r3
 800caf2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f000 fc7f 	bl	800d3fa <USB_WritePMA>
            ep->xfer_buff += len;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	695a      	ldr	r2, [r3, #20]
 800cb00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb04:	441a      	add	r2, r3
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	6a1a      	ldr	r2, [r3, #32]
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	691b      	ldr	r3, [r3, #16]
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d907      	bls.n	800cb26 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	6a1a      	ldr	r2, [r3, #32]
 800cb1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb1e:	1ad2      	subs	r2, r2, r3
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	621a      	str	r2, [r3, #32]
 800cb24:	e006      	b.n	800cb34 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	6a1b      	ldr	r3, [r3, #32]
 800cb2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	2200      	movs	r2, #0
 800cb32:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	785b      	ldrb	r3, [r3, #1]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d16b      	bne.n	800cc18 <USB_EPStartXfer+0x5e6>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb50:	4413      	add	r3, r2
 800cb52:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	781b      	ldrb	r3, [r3, #0]
 800cb58:	00da      	lsls	r2, r3, #3
 800cb5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb5c:	4413      	add	r3, r2
 800cb5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb62:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb66:	881b      	ldrh	r3, [r3, #0]
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb72:	801a      	strh	r2, [r3, #0]
 800cb74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d10a      	bne.n	800cb92 <USB_EPStartXfer+0x560>
 800cb7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb7e:	881b      	ldrh	r3, [r3, #0]
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb8a:	b29a      	uxth	r2, r3
 800cb8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb8e:	801a      	strh	r2, [r3, #0]
 800cb90:	e05b      	b.n	800cc4a <USB_EPStartXfer+0x618>
 800cb92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb96:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb98:	d81c      	bhi.n	800cbd4 <USB_EPStartXfer+0x5a2>
 800cb9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb9e:	085b      	lsrs	r3, r3, #1
 800cba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cba8:	f003 0301 	and.w	r3, r3, #1
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d004      	beq.n	800cbba <USB_EPStartXfer+0x588>
 800cbb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbbc:	881b      	ldrh	r3, [r3, #0]
 800cbbe:	b29a      	uxth	r2, r3
 800cbc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbc4:	b29b      	uxth	r3, r3
 800cbc6:	029b      	lsls	r3, r3, #10
 800cbc8:	b29b      	uxth	r3, r3
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	b29a      	uxth	r2, r3
 800cbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbd0:	801a      	strh	r2, [r3, #0]
 800cbd2:	e03a      	b.n	800cc4a <USB_EPStartXfer+0x618>
 800cbd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbd8:	095b      	lsrs	r3, r3, #5
 800cbda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cbde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbe2:	f003 031f 	and.w	r3, r3, #31
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d104      	bne.n	800cbf4 <USB_EPStartXfer+0x5c2>
 800cbea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbee:	3b01      	subs	r3, #1
 800cbf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cbf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbf6:	881b      	ldrh	r3, [r3, #0]
 800cbf8:	b29a      	uxth	r2, r3
 800cbfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	029b      	lsls	r3, r3, #10
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	4313      	orrs	r3, r2
 800cc06:	b29b      	uxth	r3, r3
 800cc08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc10:	b29a      	uxth	r2, r3
 800cc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc14:	801a      	strh	r2, [r3, #0]
 800cc16:	e018      	b.n	800cc4a <USB_EPStartXfer+0x618>
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	785b      	ldrb	r3, [r3, #1]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d114      	bne.n	800cc4a <USB_EPStartXfer+0x618>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc26:	b29b      	uxth	r3, r3
 800cc28:	461a      	mov	r2, r3
 800cc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc2c:	4413      	add	r3, r2
 800cc2e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	00da      	lsls	r2, r3, #3
 800cc36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc38:	4413      	add	r3, r2
 800cc3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc44:	b29a      	uxth	r2, r3
 800cc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	895b      	ldrh	r3, [r3, #10]
 800cc4e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	6959      	ldr	r1, [r3, #20]
 800cc56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc5a:	b29b      	uxth	r3, r3
 800cc5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cc60:	6878      	ldr	r0, [r7, #4]
 800cc62:	f000 fbca 	bl	800d3fa <USB_WritePMA>
 800cc66:	e193      	b.n	800cf90 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	6a1b      	ldr	r3, [r3, #32]
 800cc6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	009b      	lsls	r3, r3, #2
 800cc78:	4413      	add	r3, r2
 800cc7a:	881b      	ldrh	r3, [r3, #0]
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cc82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc86:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	441a      	add	r2, r3
 800cc94:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800cc98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cca8:	b29b      	uxth	r3, r3
 800ccaa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	461a      	mov	r2, r3
 800ccba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccbc:	4413      	add	r3, r2
 800ccbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	00da      	lsls	r2, r3, #3
 800ccc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccc8:	4413      	add	r3, r2
 800ccca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ccce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ccd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccd4:	b29a      	uxth	r2, r3
 800ccd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ccd8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	891b      	ldrh	r3, [r3, #8]
 800ccde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	6959      	ldr	r1, [r3, #20]
 800cce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ccf0:	6878      	ldr	r0, [r7, #4]
 800ccf2:	f000 fb82 	bl	800d3fa <USB_WritePMA>
 800ccf6:	e14b      	b.n	800cf90 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	6a1a      	ldr	r2, [r3, #32]
 800ccfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd00:	1ad2      	subs	r2, r2, r3
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	009b      	lsls	r3, r3, #2
 800cd0e:	4413      	add	r3, r2
 800cd10:	881b      	ldrh	r3, [r3, #0]
 800cd12:	b29b      	uxth	r3, r3
 800cd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	f000 809a 	beq.w	800ce52 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	673b      	str	r3, [r7, #112]	@ 0x70
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	785b      	ldrb	r3, [r3, #1]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d16b      	bne.n	800ce02 <USB_EPStartXfer+0x7d0>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd34:	b29b      	uxth	r3, r3
 800cd36:	461a      	mov	r2, r3
 800cd38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd3a:	4413      	add	r3, r2
 800cd3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	00da      	lsls	r2, r3, #3
 800cd44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd46:	4413      	add	r3, r2
 800cd48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cd4c:	667b      	str	r3, [r7, #100]	@ 0x64
 800cd4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd50:	881b      	ldrh	r3, [r3, #0]
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd58:	b29a      	uxth	r2, r3
 800cd5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd5c:	801a      	strh	r2, [r3, #0]
 800cd5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d10a      	bne.n	800cd7c <USB_EPStartXfer+0x74a>
 800cd66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd68:	881b      	ldrh	r3, [r3, #0]
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd74:	b29a      	uxth	r2, r3
 800cd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd78:	801a      	strh	r2, [r3, #0]
 800cd7a:	e05b      	b.n	800ce34 <USB_EPStartXfer+0x802>
 800cd7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd80:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd82:	d81c      	bhi.n	800cdbe <USB_EPStartXfer+0x78c>
 800cd84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd88:	085b      	lsrs	r3, r3, #1
 800cd8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd92:	f003 0301 	and.w	r3, r3, #1
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d004      	beq.n	800cda4 <USB_EPStartXfer+0x772>
 800cd9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd9e:	3301      	adds	r3, #1
 800cda0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cda4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cda6:	881b      	ldrh	r3, [r3, #0]
 800cda8:	b29a      	uxth	r2, r3
 800cdaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cdae:	b29b      	uxth	r3, r3
 800cdb0:	029b      	lsls	r3, r3, #10
 800cdb2:	b29b      	uxth	r3, r3
 800cdb4:	4313      	orrs	r3, r2
 800cdb6:	b29a      	uxth	r2, r3
 800cdb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdba:	801a      	strh	r2, [r3, #0]
 800cdbc:	e03a      	b.n	800ce34 <USB_EPStartXfer+0x802>
 800cdbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdc2:	095b      	lsrs	r3, r3, #5
 800cdc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cdc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdcc:	f003 031f 	and.w	r3, r3, #31
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d104      	bne.n	800cdde <USB_EPStartXfer+0x7ac>
 800cdd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cdd8:	3b01      	subs	r3, #1
 800cdda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cdde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cde0:	881b      	ldrh	r3, [r3, #0]
 800cde2:	b29a      	uxth	r2, r3
 800cde4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	029b      	lsls	r3, r3, #10
 800cdec:	b29b      	uxth	r3, r3
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdfa:	b29a      	uxth	r2, r3
 800cdfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdfe:	801a      	strh	r2, [r3, #0]
 800ce00:	e018      	b.n	800ce34 <USB_EPStartXfer+0x802>
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	785b      	ldrb	r3, [r3, #1]
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d114      	bne.n	800ce34 <USB_EPStartXfer+0x802>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce10:	b29b      	uxth	r3, r3
 800ce12:	461a      	mov	r2, r3
 800ce14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce16:	4413      	add	r3, r2
 800ce18:	673b      	str	r3, [r7, #112]	@ 0x70
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	00da      	lsls	r2, r3, #3
 800ce20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce22:	4413      	add	r3, r2
 800ce24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ce2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce2e:	b29a      	uxth	r2, r3
 800ce30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	895b      	ldrh	r3, [r3, #10]
 800ce38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	6959      	ldr	r1, [r3, #20]
 800ce40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce44:	b29b      	uxth	r3, r3
 800ce46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f000 fad5 	bl	800d3fa <USB_WritePMA>
 800ce50:	e09e      	b.n	800cf90 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	785b      	ldrb	r3, [r3, #1]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d16b      	bne.n	800cf32 <USB_EPStartXfer+0x900>
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce64:	b29b      	uxth	r3, r3
 800ce66:	461a      	mov	r2, r3
 800ce68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce6a:	4413      	add	r3, r2
 800ce6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	00da      	lsls	r2, r3, #3
 800ce74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce76:	4413      	add	r3, r2
 800ce78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ce7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce80:	881b      	ldrh	r3, [r3, #0]
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce88:	b29a      	uxth	r2, r3
 800ce8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce8c:	801a      	strh	r2, [r3, #0]
 800ce8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10a      	bne.n	800ceac <USB_EPStartXfer+0x87a>
 800ce96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce98:	881b      	ldrh	r3, [r3, #0]
 800ce9a:	b29b      	uxth	r3, r3
 800ce9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cea4:	b29a      	uxth	r2, r3
 800cea6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cea8:	801a      	strh	r2, [r3, #0]
 800ceaa:	e063      	b.n	800cf74 <USB_EPStartXfer+0x942>
 800ceac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceb0:	2b3e      	cmp	r3, #62	@ 0x3e
 800ceb2:	d81c      	bhi.n	800ceee <USB_EPStartXfer+0x8bc>
 800ceb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceb8:	085b      	lsrs	r3, r3, #1
 800ceba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cec2:	f003 0301 	and.w	r3, r3, #1
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d004      	beq.n	800ced4 <USB_EPStartXfer+0x8a2>
 800ceca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cece:	3301      	adds	r3, #1
 800ced0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ced4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ced6:	881b      	ldrh	r3, [r3, #0]
 800ced8:	b29a      	uxth	r2, r3
 800ceda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cede:	b29b      	uxth	r3, r3
 800cee0:	029b      	lsls	r3, r3, #10
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	4313      	orrs	r3, r2
 800cee6:	b29a      	uxth	r2, r3
 800cee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ceea:	801a      	strh	r2, [r3, #0]
 800ceec:	e042      	b.n	800cf74 <USB_EPStartXfer+0x942>
 800ceee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cef2:	095b      	lsrs	r3, r3, #5
 800cef4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cefc:	f003 031f 	and.w	r3, r3, #31
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d104      	bne.n	800cf0e <USB_EPStartXfer+0x8dc>
 800cf04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cf08:	3b01      	subs	r3, #1
 800cf0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf10:	881b      	ldrh	r3, [r3, #0]
 800cf12:	b29a      	uxth	r2, r3
 800cf14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	029b      	lsls	r3, r3, #10
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	b29b      	uxth	r3, r3
 800cf22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf2a:	b29a      	uxth	r2, r3
 800cf2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf2e:	801a      	strh	r2, [r3, #0]
 800cf30:	e020      	b.n	800cf74 <USB_EPStartXfer+0x942>
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	785b      	ldrb	r3, [r3, #1]
 800cf36:	2b01      	cmp	r3, #1
 800cf38:	d11c      	bne.n	800cf74 <USB_EPStartXfer+0x942>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf46:	b29b      	uxth	r3, r3
 800cf48:	461a      	mov	r2, r3
 800cf4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf4e:	4413      	add	r3, r2
 800cf50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	00da      	lsls	r2, r3, #3
 800cf5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf5e:	4413      	add	r3, r2
 800cf60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf6c:	b29a      	uxth	r2, r3
 800cf6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	891b      	ldrh	r3, [r3, #8]
 800cf78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	6959      	ldr	r1, [r3, #20]
 800cf80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf84:	b29b      	uxth	r3, r3
 800cf86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 fa35 	bl	800d3fa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4413      	add	r3, r2
 800cf9a:	881b      	ldrh	r3, [r3, #0]
 800cf9c:	b29b      	uxth	r3, r3
 800cf9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfa6:	817b      	strh	r3, [r7, #10]
 800cfa8:	897b      	ldrh	r3, [r7, #10]
 800cfaa:	f083 0310 	eor.w	r3, r3, #16
 800cfae:	817b      	strh	r3, [r7, #10]
 800cfb0:	897b      	ldrh	r3, [r7, #10]
 800cfb2:	f083 0320 	eor.w	r3, r3, #32
 800cfb6:	817b      	strh	r3, [r7, #10]
 800cfb8:	687a      	ldr	r2, [r7, #4]
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	441a      	add	r2, r3
 800cfc2:	897b      	ldrh	r3, [r7, #10]
 800cfc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	8013      	strh	r3, [r2, #0]
 800cfd8:	e0d5      	b.n	800d186 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	7b1b      	ldrb	r3, [r3, #12]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d156      	bne.n	800d090 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	699b      	ldr	r3, [r3, #24]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d122      	bne.n	800d030 <USB_EPStartXfer+0x9fe>
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	78db      	ldrb	r3, [r3, #3]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d11e      	bne.n	800d030 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800cff2:	687a      	ldr	r2, [r7, #4]
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	4413      	add	r3, r2
 800cffc:	881b      	ldrh	r3, [r3, #0]
 800cffe:	b29b      	uxth	r3, r3
 800d000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d008:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800d00c:	687a      	ldr	r2, [r7, #4]
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	441a      	add	r2, r3
 800d016:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d01a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d01e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d022:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d02a:	b29b      	uxth	r3, r3
 800d02c:	8013      	strh	r3, [r2, #0]
 800d02e:	e01d      	b.n	800d06c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800d030:	687a      	ldr	r2, [r7, #4]
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	009b      	lsls	r3, r3, #2
 800d038:	4413      	add	r3, r2
 800d03a:	881b      	ldrh	r3, [r3, #0]
 800d03c:	b29b      	uxth	r3, r3
 800d03e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d046:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	441a      	add	r2, r3
 800d054:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d058:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d05c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d068:	b29b      	uxth	r3, r3
 800d06a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	699a      	ldr	r2, [r3, #24]
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	691b      	ldr	r3, [r3, #16]
 800d074:	429a      	cmp	r2, r3
 800d076:	d907      	bls.n	800d088 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	699a      	ldr	r2, [r3, #24]
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	1ad2      	subs	r2, r2, r3
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	619a      	str	r2, [r3, #24]
 800d086:	e054      	b.n	800d132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	2200      	movs	r2, #0
 800d08c:	619a      	str	r2, [r3, #24]
 800d08e:	e050      	b.n	800d132 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	78db      	ldrb	r3, [r3, #3]
 800d094:	2b02      	cmp	r3, #2
 800d096:	d142      	bne.n	800d11e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	69db      	ldr	r3, [r3, #28]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d048      	beq.n	800d132 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d0a0:	687a      	ldr	r2, [r7, #4]
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	009b      	lsls	r3, r3, #2
 800d0a8:	4413      	add	r3, r2
 800d0aa:	881b      	ldrh	r3, [r3, #0]
 800d0ac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d0b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d005      	beq.n	800d0c8 <USB_EPStartXfer+0xa96>
 800d0bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d10b      	bne.n	800d0e0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d0c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d12e      	bne.n	800d132 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d0d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d128      	bne.n	800d132 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d0e0:	687a      	ldr	r2, [r7, #4]
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	009b      	lsls	r3, r3, #2
 800d0e8:	4413      	add	r3, r2
 800d0ea:	881b      	ldrh	r3, [r3, #0]
 800d0ec:	b29b      	uxth	r3, r3
 800d0ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0f6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	781b      	ldrb	r3, [r3, #0]
 800d100:	009b      	lsls	r3, r3, #2
 800d102:	441a      	add	r2, r3
 800d104:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d10c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d118:	b29b      	uxth	r3, r3
 800d11a:	8013      	strh	r3, [r2, #0]
 800d11c:	e009      	b.n	800d132 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	78db      	ldrb	r3, [r3, #3]
 800d122:	2b01      	cmp	r3, #1
 800d124:	d103      	bne.n	800d12e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	2200      	movs	r2, #0
 800d12a:	619a      	str	r2, [r3, #24]
 800d12c:	e001      	b.n	800d132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800d12e:	2301      	movs	r3, #1
 800d130:	e02a      	b.n	800d188 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d132:	687a      	ldr	r2, [r7, #4]
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	781b      	ldrb	r3, [r3, #0]
 800d138:	009b      	lsls	r3, r3, #2
 800d13a:	4413      	add	r3, r2
 800d13c:	881b      	ldrh	r3, [r3, #0]
 800d13e:	b29b      	uxth	r3, r3
 800d140:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d148:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d14c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d150:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d154:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d158:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d15c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d160:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d164:	687a      	ldr	r2, [r7, #4]
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	441a      	add	r2, r3
 800d16e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d172:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d176:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d17a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d17e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d182:	b29b      	uxth	r3, r3
 800d184:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d186:	2300      	movs	r3, #0
}
 800d188:	4618      	mov	r0, r3
 800d18a:	37b0      	adds	r7, #176	@ 0xb0
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}

0800d190 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d190:	b480      	push	{r7}
 800d192:	b085      	sub	sp, #20
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
 800d198:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	785b      	ldrb	r3, [r3, #1]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d020      	beq.n	800d1e4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	781b      	ldrb	r3, [r3, #0]
 800d1a8:	009b      	lsls	r3, r3, #2
 800d1aa:	4413      	add	r3, r2
 800d1ac:	881b      	ldrh	r3, [r3, #0]
 800d1ae:	b29b      	uxth	r3, r3
 800d1b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1b8:	81bb      	strh	r3, [r7, #12]
 800d1ba:	89bb      	ldrh	r3, [r7, #12]
 800d1bc:	f083 0310 	eor.w	r3, r3, #16
 800d1c0:	81bb      	strh	r3, [r7, #12]
 800d1c2:	687a      	ldr	r2, [r7, #4]
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	009b      	lsls	r3, r3, #2
 800d1ca:	441a      	add	r2, r3
 800d1cc:	89bb      	ldrh	r3, [r7, #12]
 800d1ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	8013      	strh	r3, [r2, #0]
 800d1e2:	e01f      	b.n	800d224 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d1e4:	687a      	ldr	r2, [r7, #4]
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	781b      	ldrb	r3, [r3, #0]
 800d1ea:	009b      	lsls	r3, r3, #2
 800d1ec:	4413      	add	r3, r2
 800d1ee:	881b      	ldrh	r3, [r3, #0]
 800d1f0:	b29b      	uxth	r3, r3
 800d1f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1fa:	81fb      	strh	r3, [r7, #14]
 800d1fc:	89fb      	ldrh	r3, [r7, #14]
 800d1fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d202:	81fb      	strh	r3, [r7, #14]
 800d204:	687a      	ldr	r2, [r7, #4]
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	441a      	add	r2, r3
 800d20e:	89fb      	ldrh	r3, [r7, #14]
 800d210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d21c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d220:	b29b      	uxth	r3, r3
 800d222:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d224:	2300      	movs	r3, #0
}
 800d226:	4618      	mov	r0, r3
 800d228:	3714      	adds	r7, #20
 800d22a:	46bd      	mov	sp, r7
 800d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d230:	4770      	bx	lr

0800d232 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d232:	b480      	push	{r7}
 800d234:	b087      	sub	sp, #28
 800d236:	af00      	add	r7, sp, #0
 800d238:	6078      	str	r0, [r7, #4]
 800d23a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	785b      	ldrb	r3, [r3, #1]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d04c      	beq.n	800d2de <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	009b      	lsls	r3, r3, #2
 800d24c:	4413      	add	r3, r2
 800d24e:	881b      	ldrh	r3, [r3, #0]
 800d250:	823b      	strh	r3, [r7, #16]
 800d252:	8a3b      	ldrh	r3, [r7, #16]
 800d254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d01b      	beq.n	800d294 <USB_EPClearStall+0x62>
 800d25c:	687a      	ldr	r2, [r7, #4]
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	009b      	lsls	r3, r3, #2
 800d264:	4413      	add	r3, r2
 800d266:	881b      	ldrh	r3, [r3, #0]
 800d268:	b29b      	uxth	r3, r3
 800d26a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d26e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d272:	81fb      	strh	r3, [r7, #14]
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	009b      	lsls	r3, r3, #2
 800d27c:	441a      	add	r2, r3
 800d27e:	89fb      	ldrh	r3, [r7, #14]
 800d280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d28c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d290:	b29b      	uxth	r3, r3
 800d292:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	78db      	ldrb	r3, [r3, #3]
 800d298:	2b01      	cmp	r3, #1
 800d29a:	d06c      	beq.n	800d376 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d29c:	687a      	ldr	r2, [r7, #4]
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	009b      	lsls	r3, r3, #2
 800d2a4:	4413      	add	r3, r2
 800d2a6:	881b      	ldrh	r3, [r3, #0]
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2b2:	81bb      	strh	r3, [r7, #12]
 800d2b4:	89bb      	ldrh	r3, [r7, #12]
 800d2b6:	f083 0320 	eor.w	r3, r3, #32
 800d2ba:	81bb      	strh	r3, [r7, #12]
 800d2bc:	687a      	ldr	r2, [r7, #4]
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	009b      	lsls	r3, r3, #2
 800d2c4:	441a      	add	r2, r3
 800d2c6:	89bb      	ldrh	r3, [r7, #12]
 800d2c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2d8:	b29b      	uxth	r3, r3
 800d2da:	8013      	strh	r3, [r2, #0]
 800d2dc:	e04b      	b.n	800d376 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d2de:	687a      	ldr	r2, [r7, #4]
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	009b      	lsls	r3, r3, #2
 800d2e6:	4413      	add	r3, r2
 800d2e8:	881b      	ldrh	r3, [r3, #0]
 800d2ea:	82fb      	strh	r3, [r7, #22]
 800d2ec:	8afb      	ldrh	r3, [r7, #22]
 800d2ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d01b      	beq.n	800d32e <USB_EPClearStall+0xfc>
 800d2f6:	687a      	ldr	r2, [r7, #4]
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	4413      	add	r3, r2
 800d300:	881b      	ldrh	r3, [r3, #0]
 800d302:	b29b      	uxth	r3, r3
 800d304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d308:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d30c:	82bb      	strh	r3, [r7, #20]
 800d30e:	687a      	ldr	r2, [r7, #4]
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	781b      	ldrb	r3, [r3, #0]
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	441a      	add	r2, r3
 800d318:	8abb      	ldrh	r3, [r7, #20]
 800d31a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d31e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d322:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	4413      	add	r3, r2
 800d338:	881b      	ldrh	r3, [r3, #0]
 800d33a:	b29b      	uxth	r3, r3
 800d33c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d344:	827b      	strh	r3, [r7, #18]
 800d346:	8a7b      	ldrh	r3, [r7, #18]
 800d348:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d34c:	827b      	strh	r3, [r7, #18]
 800d34e:	8a7b      	ldrh	r3, [r7, #18]
 800d350:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d354:	827b      	strh	r3, [r7, #18]
 800d356:	687a      	ldr	r2, [r7, #4]
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	781b      	ldrb	r3, [r3, #0]
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	441a      	add	r2, r3
 800d360:	8a7b      	ldrh	r3, [r7, #18]
 800d362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d36a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d36e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d372:	b29b      	uxth	r3, r3
 800d374:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d376:	2300      	movs	r3, #0
}
 800d378:	4618      	mov	r0, r3
 800d37a:	371c      	adds	r7, #28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800d384:	b480      	push	{r7}
 800d386:	b083      	sub	sp, #12
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	460b      	mov	r3, r1
 800d38e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800d390:	78fb      	ldrb	r3, [r7, #3]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d103      	bne.n	800d39e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	2280      	movs	r2, #128	@ 0x80
 800d39a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800d39e:	2300      	movs	r3, #0
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	370c      	adds	r7, #12
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr

0800d3ac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b083      	sub	sp, #12
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d3ba:	b29b      	uxth	r3, r3
 800d3bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3c4:	b29a      	uxth	r2, r3
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800d3cc:	2300      	movs	r3, #0
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	370c      	adds	r7, #12
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr

0800d3da <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800d3da:	b480      	push	{r7}
 800d3dc:	b085      	sub	sp, #20
 800d3de:	af00      	add	r7, sp, #0
 800d3e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3714      	adds	r7, #20
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f8:	4770      	bx	lr

0800d3fa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d3fa:	b480      	push	{r7}
 800d3fc:	b08b      	sub	sp, #44	@ 0x2c
 800d3fe:	af00      	add	r7, sp, #0
 800d400:	60f8      	str	r0, [r7, #12]
 800d402:	60b9      	str	r1, [r7, #8]
 800d404:	4611      	mov	r1, r2
 800d406:	461a      	mov	r2, r3
 800d408:	460b      	mov	r3, r1
 800d40a:	80fb      	strh	r3, [r7, #6]
 800d40c:	4613      	mov	r3, r2
 800d40e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d410:	88bb      	ldrh	r3, [r7, #4]
 800d412:	3301      	adds	r3, #1
 800d414:	085b      	lsrs	r3, r3, #1
 800d416:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d420:	88fa      	ldrh	r2, [r7, #6]
 800d422:	697b      	ldr	r3, [r7, #20]
 800d424:	4413      	add	r3, r2
 800d426:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d42a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d42c:	69bb      	ldr	r3, [r7, #24]
 800d42e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d430:	e01c      	b.n	800d46c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800d432:	69fb      	ldr	r3, [r7, #28]
 800d434:	781b      	ldrb	r3, [r3, #0]
 800d436:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800d438:	69fb      	ldr	r3, [r7, #28]
 800d43a:	3301      	adds	r3, #1
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	b21b      	sxth	r3, r3
 800d440:	021b      	lsls	r3, r3, #8
 800d442:	b21a      	sxth	r2, r3
 800d444:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d448:	4313      	orrs	r3, r2
 800d44a:	b21b      	sxth	r3, r3
 800d44c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800d44e:	6a3b      	ldr	r3, [r7, #32]
 800d450:	8a7a      	ldrh	r2, [r7, #18]
 800d452:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d454:	6a3b      	ldr	r3, [r7, #32]
 800d456:	3302      	adds	r3, #2
 800d458:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800d45a:	69fb      	ldr	r3, [r7, #28]
 800d45c:	3301      	adds	r3, #1
 800d45e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800d460:	69fb      	ldr	r3, [r7, #28]
 800d462:	3301      	adds	r3, #1
 800d464:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d468:	3b01      	subs	r3, #1
 800d46a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d46c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d1df      	bne.n	800d432 <USB_WritePMA+0x38>
  }
}
 800d472:	bf00      	nop
 800d474:	bf00      	nop
 800d476:	372c      	adds	r7, #44	@ 0x2c
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d480:	b480      	push	{r7}
 800d482:	b08b      	sub	sp, #44	@ 0x2c
 800d484:	af00      	add	r7, sp, #0
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	4611      	mov	r1, r2
 800d48c:	461a      	mov	r2, r3
 800d48e:	460b      	mov	r3, r1
 800d490:	80fb      	strh	r3, [r7, #6]
 800d492:	4613      	mov	r3, r2
 800d494:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d496:	88bb      	ldrh	r3, [r7, #4]
 800d498:	085b      	lsrs	r3, r3, #1
 800d49a:	b29b      	uxth	r3, r3
 800d49c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d4a6:	88fa      	ldrh	r2, [r7, #6]
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	4413      	add	r3, r2
 800d4ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d4b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d4b2:	69bb      	ldr	r3, [r7, #24]
 800d4b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4b6:	e018      	b.n	800d4ea <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800d4b8:	6a3b      	ldr	r3, [r7, #32]
 800d4ba:	881b      	ldrh	r3, [r3, #0]
 800d4bc:	b29b      	uxth	r3, r3
 800d4be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d4c0:	6a3b      	ldr	r3, [r7, #32]
 800d4c2:	3302      	adds	r3, #2
 800d4c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	b2da      	uxtb	r2, r3
 800d4ca:	69fb      	ldr	r3, [r7, #28]
 800d4cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	0a1b      	lsrs	r3, r3, #8
 800d4d8:	b2da      	uxtb	r2, r3
 800d4da:	69fb      	ldr	r3, [r7, #28]
 800d4dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d4de:	69fb      	ldr	r3, [r7, #28]
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4e6:	3b01      	subs	r3, #1
 800d4e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d1e3      	bne.n	800d4b8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800d4f0:	88bb      	ldrh	r3, [r7, #4]
 800d4f2:	f003 0301 	and.w	r3, r3, #1
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d007      	beq.n	800d50c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800d4fc:	6a3b      	ldr	r3, [r7, #32]
 800d4fe:	881b      	ldrh	r3, [r3, #0]
 800d500:	b29b      	uxth	r3, r3
 800d502:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d504:	693b      	ldr	r3, [r7, #16]
 800d506:	b2da      	uxtb	r2, r3
 800d508:	69fb      	ldr	r3, [r7, #28]
 800d50a:	701a      	strb	r2, [r3, #0]
  }
}
 800d50c:	bf00      	nop
 800d50e:	372c      	adds	r7, #44	@ 0x2c
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	460b      	mov	r3, r1
 800d522:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d524:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d528:	f002 f91c 	bl	800f764 <USBD_static_malloc>
 800d52c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d105      	bne.n	800d540 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2200      	movs	r2, #0
 800d538:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800d53c:	2302      	movs	r3, #2
 800d53e:	e066      	b.n	800d60e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	68fa      	ldr	r2, [r7, #12]
 800d544:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	7c1b      	ldrb	r3, [r3, #16]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d119      	bne.n	800d584 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d550:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d554:	2202      	movs	r2, #2
 800d556:	2181      	movs	r1, #129	@ 0x81
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f001 ffaa 	bl	800f4b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	2201      	movs	r2, #1
 800d562:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d564:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d568:	2202      	movs	r2, #2
 800d56a:	2101      	movs	r1, #1
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f001 ffa0 	bl	800f4b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2201      	movs	r2, #1
 800d576:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2210      	movs	r2, #16
 800d57e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800d582:	e016      	b.n	800d5b2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d584:	2340      	movs	r3, #64	@ 0x40
 800d586:	2202      	movs	r2, #2
 800d588:	2181      	movs	r1, #129	@ 0x81
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f001 ff91 	bl	800f4b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
 800d594:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d596:	2340      	movs	r3, #64	@ 0x40
 800d598:	2202      	movs	r2, #2
 800d59a:	2101      	movs	r1, #1
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f001 ff88 	bl	800f4b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2210      	movs	r2, #16
 800d5ae:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d5b2:	2308      	movs	r3, #8
 800d5b4:	2203      	movs	r2, #3
 800d5b6:	2182      	movs	r1, #130	@ 0x82
 800d5b8:	6878      	ldr	r0, [r7, #4]
 800d5ba:	f001 ff7a 	bl	800f4b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	7c1b      	ldrb	r3, [r3, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d109      	bne.n	800d5fc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d5ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d5f2:	2101      	movs	r1, #1
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f002 f84b 	bl	800f690 <USBD_LL_PrepareReceive>
 800d5fa:	e007      	b.n	800d60c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d602:	2340      	movs	r3, #64	@ 0x40
 800d604:	2101      	movs	r1, #1
 800d606:	6878      	ldr	r0, [r7, #4]
 800d608:	f002 f842 	bl	800f690 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d60c:	2300      	movs	r3, #0
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3710      	adds	r7, #16
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b082      	sub	sp, #8
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
 800d61e:	460b      	mov	r3, r1
 800d620:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d622:	2181      	movs	r1, #129	@ 0x81
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f001 ff6a 	bl	800f4fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2200      	movs	r2, #0
 800d62e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d630:	2101      	movs	r1, #1
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f001 ff63 	bl	800f4fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2200      	movs	r2, #0
 800d63c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d640:	2182      	movs	r1, #130	@ 0x82
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f001 ff5b 	bl	800f4fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2200      	movs	r2, #0
 800d64c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2200      	movs	r2, #0
 800d654:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d00e      	beq.n	800d680 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d668:	685b      	ldr	r3, [r3, #4]
 800d66a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d672:	4618      	mov	r0, r3
 800d674:	f002 f884 	bl	800f780 <USBD_static_free>
    pdev->pClassData = NULL;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2200      	movs	r2, #0
 800d67c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d680:	2300      	movs	r3, #0
}
 800d682:	4618      	mov	r0, r3
 800d684:	3708      	adds	r7, #8
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
	...

0800d68c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b086      	sub	sp, #24
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
 800d694:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d69c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d101      	bne.n	800d6b4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d6b0:	2303      	movs	r3, #3
 800d6b2:	e0af      	b.n	800d814 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	781b      	ldrb	r3, [r3, #0]
 800d6b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d03f      	beq.n	800d740 <USBD_CDC_Setup+0xb4>
 800d6c0:	2b20      	cmp	r3, #32
 800d6c2:	f040 809f 	bne.w	800d804 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	88db      	ldrh	r3, [r3, #6]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d02e      	beq.n	800d72c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	b25b      	sxtb	r3, r3
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	da16      	bge.n	800d706 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d6de:	689b      	ldr	r3, [r3, #8]
 800d6e0:	683a      	ldr	r2, [r7, #0]
 800d6e2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d6e4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d6e6:	683a      	ldr	r2, [r7, #0]
 800d6e8:	88d2      	ldrh	r2, [r2, #6]
 800d6ea:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	88db      	ldrh	r3, [r3, #6]
 800d6f0:	2b07      	cmp	r3, #7
 800d6f2:	bf28      	it	cs
 800d6f4:	2307      	movcs	r3, #7
 800d6f6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	89fa      	ldrh	r2, [r7, #14]
 800d6fc:	4619      	mov	r1, r3
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f001 facf 	bl	800eca2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d704:	e085      	b.n	800d812 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	785a      	ldrb	r2, [r3, #1]
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	88db      	ldrh	r3, [r3, #6]
 800d714:	b2da      	uxtb	r2, r3
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d71c:	6939      	ldr	r1, [r7, #16]
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	88db      	ldrh	r3, [r3, #6]
 800d722:	461a      	mov	r2, r3
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f001 fae8 	bl	800ecfa <USBD_CtlPrepareRx>
      break;
 800d72a:	e072      	b.n	800d812 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d732:	689b      	ldr	r3, [r3, #8]
 800d734:	683a      	ldr	r2, [r7, #0]
 800d736:	7850      	ldrb	r0, [r2, #1]
 800d738:	2200      	movs	r2, #0
 800d73a:	6839      	ldr	r1, [r7, #0]
 800d73c:	4798      	blx	r3
      break;
 800d73e:	e068      	b.n	800d812 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	785b      	ldrb	r3, [r3, #1]
 800d744:	2b0b      	cmp	r3, #11
 800d746:	d852      	bhi.n	800d7ee <USBD_CDC_Setup+0x162>
 800d748:	a201      	add	r2, pc, #4	@ (adr r2, 800d750 <USBD_CDC_Setup+0xc4>)
 800d74a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d74e:	bf00      	nop
 800d750:	0800d781 	.word	0x0800d781
 800d754:	0800d7fd 	.word	0x0800d7fd
 800d758:	0800d7ef 	.word	0x0800d7ef
 800d75c:	0800d7ef 	.word	0x0800d7ef
 800d760:	0800d7ef 	.word	0x0800d7ef
 800d764:	0800d7ef 	.word	0x0800d7ef
 800d768:	0800d7ef 	.word	0x0800d7ef
 800d76c:	0800d7ef 	.word	0x0800d7ef
 800d770:	0800d7ef 	.word	0x0800d7ef
 800d774:	0800d7ef 	.word	0x0800d7ef
 800d778:	0800d7ab 	.word	0x0800d7ab
 800d77c:	0800d7d5 	.word	0x0800d7d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d786:	b2db      	uxtb	r3, r3
 800d788:	2b03      	cmp	r3, #3
 800d78a:	d107      	bne.n	800d79c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d78c:	f107 030a 	add.w	r3, r7, #10
 800d790:	2202      	movs	r2, #2
 800d792:	4619      	mov	r1, r3
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f001 fa84 	bl	800eca2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d79a:	e032      	b.n	800d802 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d79c:	6839      	ldr	r1, [r7, #0]
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f001 fa0e 	bl	800ebc0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7a4:	2303      	movs	r3, #3
 800d7a6:	75fb      	strb	r3, [r7, #23]
          break;
 800d7a8:	e02b      	b.n	800d802 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7b0:	b2db      	uxtb	r3, r3
 800d7b2:	2b03      	cmp	r3, #3
 800d7b4:	d107      	bne.n	800d7c6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d7b6:	f107 030d 	add.w	r3, r7, #13
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	4619      	mov	r1, r3
 800d7be:	6878      	ldr	r0, [r7, #4]
 800d7c0:	f001 fa6f 	bl	800eca2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7c4:	e01d      	b.n	800d802 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d7c6:	6839      	ldr	r1, [r7, #0]
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f001 f9f9 	bl	800ebc0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7ce:	2303      	movs	r3, #3
 800d7d0:	75fb      	strb	r3, [r7, #23]
          break;
 800d7d2:	e016      	b.n	800d802 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7da:	b2db      	uxtb	r3, r3
 800d7dc:	2b03      	cmp	r3, #3
 800d7de:	d00f      	beq.n	800d800 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d7e0:	6839      	ldr	r1, [r7, #0]
 800d7e2:	6878      	ldr	r0, [r7, #4]
 800d7e4:	f001 f9ec 	bl	800ebc0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d7ec:	e008      	b.n	800d800 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d7ee:	6839      	ldr	r1, [r7, #0]
 800d7f0:	6878      	ldr	r0, [r7, #4]
 800d7f2:	f001 f9e5 	bl	800ebc0 <USBD_CtlError>
          ret = USBD_FAIL;
 800d7f6:	2303      	movs	r3, #3
 800d7f8:	75fb      	strb	r3, [r7, #23]
          break;
 800d7fa:	e002      	b.n	800d802 <USBD_CDC_Setup+0x176>
          break;
 800d7fc:	bf00      	nop
 800d7fe:	e008      	b.n	800d812 <USBD_CDC_Setup+0x186>
          break;
 800d800:	bf00      	nop
      }
      break;
 800d802:	e006      	b.n	800d812 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d804:	6839      	ldr	r1, [r7, #0]
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f001 f9da 	bl	800ebc0 <USBD_CtlError>
      ret = USBD_FAIL;
 800d80c:	2303      	movs	r3, #3
 800d80e:	75fb      	strb	r3, [r7, #23]
      break;
 800d810:	bf00      	nop
  }

  return (uint8_t)ret;
 800d812:	7dfb      	ldrb	r3, [r7, #23]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3718      	adds	r7, #24
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	460b      	mov	r3, r1
 800d826:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d82e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d836:	2b00      	cmp	r3, #0
 800d838:	d101      	bne.n	800d83e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d83a:	2303      	movs	r3, #3
 800d83c:	e04f      	b.n	800d8de <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d844:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d846:	78fa      	ldrb	r2, [r7, #3]
 800d848:	6879      	ldr	r1, [r7, #4]
 800d84a:	4613      	mov	r3, r2
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	4413      	add	r3, r2
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	440b      	add	r3, r1
 800d854:	3318      	adds	r3, #24
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d029      	beq.n	800d8b0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d85c:	78fa      	ldrb	r2, [r7, #3]
 800d85e:	6879      	ldr	r1, [r7, #4]
 800d860:	4613      	mov	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	4413      	add	r3, r2
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	440b      	add	r3, r1
 800d86a:	3318      	adds	r3, #24
 800d86c:	681a      	ldr	r2, [r3, #0]
 800d86e:	78f9      	ldrb	r1, [r7, #3]
 800d870:	68f8      	ldr	r0, [r7, #12]
 800d872:	460b      	mov	r3, r1
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	440b      	add	r3, r1
 800d878:	00db      	lsls	r3, r3, #3
 800d87a:	4403      	add	r3, r0
 800d87c:	3320      	adds	r3, #32
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	fbb2 f1f3 	udiv	r1, r2, r3
 800d884:	fb01 f303 	mul.w	r3, r1, r3
 800d888:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d110      	bne.n	800d8b0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d88e:	78fa      	ldrb	r2, [r7, #3]
 800d890:	6879      	ldr	r1, [r7, #4]
 800d892:	4613      	mov	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4413      	add	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	440b      	add	r3, r1
 800d89c:	3318      	adds	r3, #24
 800d89e:	2200      	movs	r2, #0
 800d8a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d8a2:	78f9      	ldrb	r1, [r7, #3]
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f001 fed0 	bl	800f64e <USBD_LL_Transmit>
 800d8ae:	e015      	b.n	800d8dc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d8b0:	68bb      	ldr	r3, [r7, #8]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d8be:	691b      	ldr	r3, [r3, #16]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d00b      	beq.n	800d8dc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d8ca:	691b      	ldr	r3, [r3, #16]
 800d8cc:	68ba      	ldr	r2, [r7, #8]
 800d8ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d8d2:	68ba      	ldr	r2, [r7, #8]
 800d8d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d8d8:	78fa      	ldrb	r2, [r7, #3]
 800d8da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d8dc:	2300      	movs	r3, #0
}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	3710      	adds	r7, #16
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}

0800d8e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d8e6:	b580      	push	{r7, lr}
 800d8e8:	b084      	sub	sp, #16
 800d8ea:	af00      	add	r7, sp, #0
 800d8ec:	6078      	str	r0, [r7, #4]
 800d8ee:	460b      	mov	r3, r1
 800d8f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d8f8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d900:	2b00      	cmp	r3, #0
 800d902:	d101      	bne.n	800d908 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d904:	2303      	movs	r3, #3
 800d906:	e015      	b.n	800d934 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d908:	78fb      	ldrb	r3, [r7, #3]
 800d90a:	4619      	mov	r1, r3
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f001 fee0 	bl	800f6d2 <USBD_LL_GetRxDataSize>
 800d912:	4602      	mov	r2, r0
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d920:	68db      	ldr	r3, [r3, #12]
 800d922:	68fa      	ldr	r2, [r7, #12]
 800d924:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d928:	68fa      	ldr	r2, [r7, #12]
 800d92a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d92e:	4611      	mov	r1, r2
 800d930:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d932:	2300      	movs	r3, #0
}
 800d934:	4618      	mov	r0, r3
 800d936:	3710      	adds	r7, #16
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}

0800d93c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b084      	sub	sp, #16
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d94a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d101      	bne.n	800d956 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d952:	2303      	movs	r3, #3
 800d954:	e01a      	b.n	800d98c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d014      	beq.n	800d98a <USBD_CDC_EP0_RxReady+0x4e>
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d966:	2bff      	cmp	r3, #255	@ 0xff
 800d968:	d00f      	beq.n	800d98a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d970:	689b      	ldr	r3, [r3, #8]
 800d972:	68fa      	ldr	r2, [r7, #12]
 800d974:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800d978:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d97a:	68fa      	ldr	r2, [r7, #12]
 800d97c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d980:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	22ff      	movs	r2, #255	@ 0xff
 800d986:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3710      	adds	r7, #16
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d994:	b480      	push	{r7}
 800d996:	b083      	sub	sp, #12
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2243      	movs	r2, #67	@ 0x43
 800d9a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d9a2:	4b03      	ldr	r3, [pc, #12]	@ (800d9b0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	370c      	adds	r7, #12
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ae:	4770      	bx	lr
 800d9b0:	200000a0 	.word	0x200000a0

0800d9b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	b083      	sub	sp, #12
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2243      	movs	r2, #67	@ 0x43
 800d9c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d9c2:	4b03      	ldr	r3, [pc, #12]	@ (800d9d0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	370c      	adds	r7, #12
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr
 800d9d0:	2000005c 	.word	0x2000005c

0800d9d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2243      	movs	r2, #67	@ 0x43
 800d9e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d9e2:	4b03      	ldr	r3, [pc, #12]	@ (800d9f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	370c      	adds	r7, #12
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ee:	4770      	bx	lr
 800d9f0:	200000e4 	.word	0x200000e4

0800d9f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b083      	sub	sp, #12
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	220a      	movs	r2, #10
 800da00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800da02:	4b03      	ldr	r3, [pc, #12]	@ (800da10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800da04:	4618      	mov	r0, r3
 800da06:	370c      	adds	r7, #12
 800da08:	46bd      	mov	sp, r7
 800da0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0e:	4770      	bx	lr
 800da10:	20000018 	.word	0x20000018

0800da14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d101      	bne.n	800da28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800da24:	2303      	movs	r3, #3
 800da26:	e004      	b.n	800da32 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	683a      	ldr	r2, [r7, #0]
 800da2c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800da30:	2300      	movs	r3, #0
}
 800da32:	4618      	mov	r0, r3
 800da34:	370c      	adds	r7, #12
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr

0800da3e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800da3e:	b480      	push	{r7}
 800da40:	b087      	sub	sp, #28
 800da42:	af00      	add	r7, sp, #0
 800da44:	60f8      	str	r0, [r7, #12]
 800da46:	60b9      	str	r1, [r7, #8]
 800da48:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800da50:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d101      	bne.n	800da5c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800da58:	2303      	movs	r3, #3
 800da5a:	e008      	b.n	800da6e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	68ba      	ldr	r2, [r7, #8]
 800da60:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800da64:	697b      	ldr	r3, [r7, #20]
 800da66:	687a      	ldr	r2, [r7, #4]
 800da68:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800da6c:	2300      	movs	r3, #0
}
 800da6e:	4618      	mov	r0, r3
 800da70:	371c      	adds	r7, #28
 800da72:	46bd      	mov	sp, r7
 800da74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da78:	4770      	bx	lr

0800da7a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800da7a:	b480      	push	{r7}
 800da7c:	b085      	sub	sp, #20
 800da7e:	af00      	add	r7, sp, #0
 800da80:	6078      	str	r0, [r7, #4]
 800da82:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800da8a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d101      	bne.n	800da96 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800da92:	2303      	movs	r3, #3
 800da94:	e004      	b.n	800daa0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	683a      	ldr	r2, [r7, #0]
 800da9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800da9e:	2300      	movs	r3, #0
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3714      	adds	r7, #20
 800daa4:	46bd      	mov	sp, r7
 800daa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daaa:	4770      	bx	lr

0800daac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b084      	sub	sp, #16
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800daba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800dabc:	2301      	movs	r3, #1
 800dabe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d101      	bne.n	800dace <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800daca:	2303      	movs	r3, #3
 800dacc:	e01a      	b.n	800db04 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d114      	bne.n	800db02 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	2201      	movs	r2, #1
 800dadc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800dae0:	68bb      	ldr	r3, [r7, #8]
 800dae2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800daf0:	68bb      	ldr	r3, [r7, #8]
 800daf2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800daf6:	2181      	movs	r1, #129	@ 0x81
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f001 fda8 	bl	800f64e <USBD_LL_Transmit>

    ret = USBD_OK;
 800dafe:	2300      	movs	r3, #0
 800db00:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800db02:	7bfb      	ldrb	r3, [r7, #15]
}
 800db04:	4618      	mov	r0, r3
 800db06:	3710      	adds	r7, #16
 800db08:	46bd      	mov	sp, r7
 800db0a:	bd80      	pop	{r7, pc}

0800db0c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b084      	sub	sp, #16
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800db1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800db22:	2b00      	cmp	r3, #0
 800db24:	d101      	bne.n	800db2a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800db26:	2303      	movs	r3, #3
 800db28:	e016      	b.n	800db58 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	7c1b      	ldrb	r3, [r3, #16]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d109      	bne.n	800db46 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800db38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800db3c:	2101      	movs	r1, #1
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f001 fda6 	bl	800f690 <USBD_LL_PrepareReceive>
 800db44:	e007      	b.n	800db56 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800db4c:	2340      	movs	r3, #64	@ 0x40
 800db4e:	2101      	movs	r1, #1
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f001 fd9d 	bl	800f690 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800db56:	2300      	movs	r3, #0
}
 800db58:	4618      	mov	r0, r3
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b086      	sub	sp, #24
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	4613      	mov	r3, r2
 800db6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d101      	bne.n	800db78 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800db74:	2303      	movs	r3, #3
 800db76:	e01f      	b.n	800dbb8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2200      	movs	r2, #0
 800db7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2200      	movs	r2, #0
 800db84:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2200      	movs	r2, #0
 800db8c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d003      	beq.n	800db9e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	68ba      	ldr	r2, [r7, #8]
 800db9a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2201      	movs	r2, #1
 800dba2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	79fa      	ldrb	r2, [r7, #7]
 800dbaa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800dbac:	68f8      	ldr	r0, [r7, #12]
 800dbae:	f001 fc05 	bl	800f3bc <USBD_LL_Init>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800dbb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3718      	adds	r7, #24
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
 800dbc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dbca:	2300      	movs	r3, #0
 800dbcc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d101      	bne.n	800dbd8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800dbd4:	2303      	movs	r3, #3
 800dbd6:	e016      	b.n	800dc06 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	683a      	ldr	r2, [r7, #0]
 800dbdc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d00b      	beq.n	800dc04 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbf4:	f107 020e 	add.w	r2, r7, #14
 800dbf8:	4610      	mov	r0, r2
 800dbfa:	4798      	blx	r3
 800dbfc:	4602      	mov	r2, r0
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800dc04:	2300      	movs	r3, #0
}
 800dc06:	4618      	mov	r0, r3
 800dc08:	3710      	adds	r7, #16
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	b082      	sub	sp, #8
 800dc12:	af00      	add	r7, sp, #0
 800dc14:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f001 fc30 	bl	800f47c <USBD_LL_Start>
 800dc1c:	4603      	mov	r3, r0
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3708      	adds	r7, #8
 800dc22:	46bd      	mov	sp, r7
 800dc24:	bd80      	pop	{r7, pc}

0800dc26 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800dc26:	b480      	push	{r7}
 800dc28:	b083      	sub	sp, #12
 800dc2a:	af00      	add	r7, sp, #0
 800dc2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dc2e:	2300      	movs	r3, #0
}
 800dc30:	4618      	mov	r0, r3
 800dc32:	370c      	adds	r7, #12
 800dc34:	46bd      	mov	sp, r7
 800dc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3a:	4770      	bx	lr

0800dc3c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b084      	sub	sp, #16
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	460b      	mov	r3, r1
 800dc46:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dc48:	2303      	movs	r3, #3
 800dc4a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d009      	beq.n	800dc6a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	78fa      	ldrb	r2, [r7, #3]
 800dc60:	4611      	mov	r1, r2
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	4798      	blx	r3
 800dc66:	4603      	mov	r3, r0
 800dc68:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800dc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3710      	adds	r7, #16
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b082      	sub	sp, #8
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
 800dc7c:	460b      	mov	r3, r1
 800dc7e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d007      	beq.n	800dc9a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc90:	685b      	ldr	r3, [r3, #4]
 800dc92:	78fa      	ldrb	r2, [r7, #3]
 800dc94:	4611      	mov	r1, r2
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3
  }

  return USBD_OK;
 800dc9a:	2300      	movs	r3, #0
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3708      	adds	r7, #8
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dcb4:	6839      	ldr	r1, [r7, #0]
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f000 ff48 	bl	800eb4c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2201      	movs	r2, #1
 800dcc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800dcca:	461a      	mov	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dcd8:	f003 031f 	and.w	r3, r3, #31
 800dcdc:	2b02      	cmp	r3, #2
 800dcde:	d01a      	beq.n	800dd16 <USBD_LL_SetupStage+0x72>
 800dce0:	2b02      	cmp	r3, #2
 800dce2:	d822      	bhi.n	800dd2a <USBD_LL_SetupStage+0x86>
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d002      	beq.n	800dcee <USBD_LL_SetupStage+0x4a>
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d00a      	beq.n	800dd02 <USBD_LL_SetupStage+0x5e>
 800dcec:	e01d      	b.n	800dd2a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 f9f0 	bl	800e0dc <USBD_StdDevReq>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	73fb      	strb	r3, [r7, #15]
      break;
 800dd00:	e020      	b.n	800dd44 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dd08:	4619      	mov	r1, r3
 800dd0a:	6878      	ldr	r0, [r7, #4]
 800dd0c:	f000 fa54 	bl	800e1b8 <USBD_StdItfReq>
 800dd10:	4603      	mov	r3, r0
 800dd12:	73fb      	strb	r3, [r7, #15]
      break;
 800dd14:	e016      	b.n	800dd44 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f000 fa93 	bl	800e24a <USBD_StdEPReq>
 800dd24:	4603      	mov	r3, r0
 800dd26:	73fb      	strb	r3, [r7, #15]
      break;
 800dd28:	e00c      	b.n	800dd44 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dd30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dd34:	b2db      	uxtb	r3, r3
 800dd36:	4619      	mov	r1, r3
 800dd38:	6878      	ldr	r0, [r7, #4]
 800dd3a:	f001 fbff 	bl	800f53c <USBD_LL_StallEP>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	73fb      	strb	r3, [r7, #15]
      break;
 800dd42:	bf00      	nop
  }

  return ret;
 800dd44:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3710      	adds	r7, #16
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}

0800dd4e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dd4e:	b580      	push	{r7, lr}
 800dd50:	b086      	sub	sp, #24
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	60f8      	str	r0, [r7, #12]
 800dd56:	460b      	mov	r3, r1
 800dd58:	607a      	str	r2, [r7, #4]
 800dd5a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800dd5c:	7afb      	ldrb	r3, [r7, #11]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d138      	bne.n	800ddd4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800dd68:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dd70:	2b03      	cmp	r3, #3
 800dd72:	d14a      	bne.n	800de0a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	689a      	ldr	r2, [r3, #8]
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	68db      	ldr	r3, [r3, #12]
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d913      	bls.n	800dda8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	689a      	ldr	r2, [r3, #8]
 800dd84:	693b      	ldr	r3, [r7, #16]
 800dd86:	68db      	ldr	r3, [r3, #12]
 800dd88:	1ad2      	subs	r2, r2, r3
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	68da      	ldr	r2, [r3, #12]
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	689b      	ldr	r3, [r3, #8]
 800dd96:	4293      	cmp	r3, r2
 800dd98:	bf28      	it	cs
 800dd9a:	4613      	movcs	r3, r2
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	6879      	ldr	r1, [r7, #4]
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	f000 ffc7 	bl	800ed34 <USBD_CtlContinueRx>
 800dda6:	e030      	b.n	800de0a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddae:	b2db      	uxtb	r3, r3
 800ddb0:	2b03      	cmp	r3, #3
 800ddb2:	d10b      	bne.n	800ddcc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddba:	691b      	ldr	r3, [r3, #16]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d005      	beq.n	800ddcc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddc6:	691b      	ldr	r3, [r3, #16]
 800ddc8:	68f8      	ldr	r0, [r7, #12]
 800ddca:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ddcc:	68f8      	ldr	r0, [r7, #12]
 800ddce:	f000 ffc2 	bl	800ed56 <USBD_CtlSendStatus>
 800ddd2:	e01a      	b.n	800de0a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddda:	b2db      	uxtb	r3, r3
 800dddc:	2b03      	cmp	r3, #3
 800ddde:	d114      	bne.n	800de0a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dde6:	699b      	ldr	r3, [r3, #24]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d00e      	beq.n	800de0a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddf2:	699b      	ldr	r3, [r3, #24]
 800ddf4:	7afa      	ldrb	r2, [r7, #11]
 800ddf6:	4611      	mov	r1, r2
 800ddf8:	68f8      	ldr	r0, [r7, #12]
 800ddfa:	4798      	blx	r3
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800de00:	7dfb      	ldrb	r3, [r7, #23]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d001      	beq.n	800de0a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800de06:	7dfb      	ldrb	r3, [r7, #23]
 800de08:	e000      	b.n	800de0c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800de0a:	2300      	movs	r3, #0
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	3718      	adds	r7, #24
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}

0800de14 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b086      	sub	sp, #24
 800de18:	af00      	add	r7, sp, #0
 800de1a:	60f8      	str	r0, [r7, #12]
 800de1c:	460b      	mov	r3, r1
 800de1e:	607a      	str	r2, [r7, #4]
 800de20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800de22:	7afb      	ldrb	r3, [r7, #11]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d16b      	bne.n	800df00 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	3314      	adds	r3, #20
 800de2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800de34:	2b02      	cmp	r3, #2
 800de36:	d156      	bne.n	800dee6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	689a      	ldr	r2, [r3, #8]
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	68db      	ldr	r3, [r3, #12]
 800de40:	429a      	cmp	r2, r3
 800de42:	d914      	bls.n	800de6e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	689a      	ldr	r2, [r3, #8]
 800de48:	693b      	ldr	r3, [r7, #16]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	1ad2      	subs	r2, r2, r3
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800de52:	693b      	ldr	r3, [r7, #16]
 800de54:	689b      	ldr	r3, [r3, #8]
 800de56:	461a      	mov	r2, r3
 800de58:	6879      	ldr	r1, [r7, #4]
 800de5a:	68f8      	ldr	r0, [r7, #12]
 800de5c:	f000 ff3c 	bl	800ecd8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de60:	2300      	movs	r3, #0
 800de62:	2200      	movs	r2, #0
 800de64:	2100      	movs	r1, #0
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	f001 fc12 	bl	800f690 <USBD_LL_PrepareReceive>
 800de6c:	e03b      	b.n	800dee6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	68da      	ldr	r2, [r3, #12]
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	689b      	ldr	r3, [r3, #8]
 800de76:	429a      	cmp	r2, r3
 800de78:	d11c      	bne.n	800deb4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	685a      	ldr	r2, [r3, #4]
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800de82:	429a      	cmp	r2, r3
 800de84:	d316      	bcc.n	800deb4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	685a      	ldr	r2, [r3, #4]
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800de90:	429a      	cmp	r2, r3
 800de92:	d20f      	bcs.n	800deb4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800de94:	2200      	movs	r2, #0
 800de96:	2100      	movs	r1, #0
 800de98:	68f8      	ldr	r0, [r7, #12]
 800de9a:	f000 ff1d 	bl	800ecd8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2200      	movs	r2, #0
 800dea2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dea6:	2300      	movs	r3, #0
 800dea8:	2200      	movs	r2, #0
 800deaa:	2100      	movs	r1, #0
 800deac:	68f8      	ldr	r0, [r7, #12]
 800deae:	f001 fbef 	bl	800f690 <USBD_LL_PrepareReceive>
 800deb2:	e018      	b.n	800dee6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800deba:	b2db      	uxtb	r3, r3
 800debc:	2b03      	cmp	r3, #3
 800debe:	d10b      	bne.n	800ded8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dec6:	68db      	ldr	r3, [r3, #12]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d005      	beq.n	800ded8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ded2:	68db      	ldr	r3, [r3, #12]
 800ded4:	68f8      	ldr	r0, [r7, #12]
 800ded6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ded8:	2180      	movs	r1, #128	@ 0x80
 800deda:	68f8      	ldr	r0, [r7, #12]
 800dedc:	f001 fb2e 	bl	800f53c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dee0:	68f8      	ldr	r0, [r7, #12]
 800dee2:	f000 ff4b 	bl	800ed7c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800deec:	2b01      	cmp	r3, #1
 800deee:	d122      	bne.n	800df36 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800def0:	68f8      	ldr	r0, [r7, #12]
 800def2:	f7ff fe98 	bl	800dc26 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	2200      	movs	r2, #0
 800defa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800defe:	e01a      	b.n	800df36 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df06:	b2db      	uxtb	r3, r3
 800df08:	2b03      	cmp	r3, #3
 800df0a:	d114      	bne.n	800df36 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df12:	695b      	ldr	r3, [r3, #20]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d00e      	beq.n	800df36 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df1e:	695b      	ldr	r3, [r3, #20]
 800df20:	7afa      	ldrb	r2, [r7, #11]
 800df22:	4611      	mov	r1, r2
 800df24:	68f8      	ldr	r0, [r7, #12]
 800df26:	4798      	blx	r3
 800df28:	4603      	mov	r3, r0
 800df2a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800df2c:	7dfb      	ldrb	r3, [r7, #23]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d001      	beq.n	800df36 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800df32:	7dfb      	ldrb	r3, [r7, #23]
 800df34:	e000      	b.n	800df38 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800df36:	2300      	movs	r3, #0
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3718      	adds	r7, #24
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}

0800df40 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b082      	sub	sp, #8
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2201      	movs	r2, #1
 800df4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	2200      	movs	r2, #0
 800df54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2200      	movs	r2, #0
 800df5c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	2200      	movs	r2, #0
 800df62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d101      	bne.n	800df74 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800df70:	2303      	movs	r3, #3
 800df72:	e02f      	b.n	800dfd4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d00f      	beq.n	800df9e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df84:	685b      	ldr	r3, [r3, #4]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d009      	beq.n	800df9e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df90:	685b      	ldr	r3, [r3, #4]
 800df92:	687a      	ldr	r2, [r7, #4]
 800df94:	6852      	ldr	r2, [r2, #4]
 800df96:	b2d2      	uxtb	r2, r2
 800df98:	4611      	mov	r1, r2
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df9e:	2340      	movs	r3, #64	@ 0x40
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2100      	movs	r1, #0
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f001 fa84 	bl	800f4b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2201      	movs	r2, #1
 800dfae:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2240      	movs	r2, #64	@ 0x40
 800dfb6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dfba:	2340      	movs	r3, #64	@ 0x40
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	2180      	movs	r1, #128	@ 0x80
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f001 fa76 	bl	800f4b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2201      	movs	r2, #1
 800dfca:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2240      	movs	r2, #64	@ 0x40
 800dfd0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800dfd2:	2300      	movs	r3, #0
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3708      	adds	r7, #8
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b083      	sub	sp, #12
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	460b      	mov	r3, r1
 800dfe6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	78fa      	ldrb	r2, [r7, #3]
 800dfec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dfee:	2300      	movs	r3, #0
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	370c      	adds	r7, #12
 800dff4:	46bd      	mov	sp, r7
 800dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffa:	4770      	bx	lr

0800dffc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dffc:	b480      	push	{r7}
 800dffe:	b083      	sub	sp, #12
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	2204      	movs	r2, #4
 800e016:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e01a:	2300      	movs	r3, #0
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	370c      	adds	r7, #12
 800e020:	46bd      	mov	sp, r7
 800e022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e026:	4770      	bx	lr

0800e028 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e036:	b2db      	uxtb	r3, r3
 800e038:	2b04      	cmp	r3, #4
 800e03a:	d106      	bne.n	800e04a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e042:	b2da      	uxtb	r2, r3
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	370c      	adds	r7, #12
 800e050:	46bd      	mov	sp, r7
 800e052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e056:	4770      	bx	lr

0800e058 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b082      	sub	sp, #8
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e066:	2b00      	cmp	r3, #0
 800e068:	d101      	bne.n	800e06e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e06a:	2303      	movs	r3, #3
 800e06c:	e012      	b.n	800e094 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e074:	b2db      	uxtb	r3, r3
 800e076:	2b03      	cmp	r3, #3
 800e078:	d10b      	bne.n	800e092 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e080:	69db      	ldr	r3, [r3, #28]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d005      	beq.n	800e092 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e08c:	69db      	ldr	r3, [r3, #28]
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e092:	2300      	movs	r3, #0
}
 800e094:	4618      	mov	r0, r3
 800e096:	3708      	adds	r7, #8
 800e098:	46bd      	mov	sp, r7
 800e09a:	bd80      	pop	{r7, pc}

0800e09c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b087      	sub	sp, #28
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e0a8:	697b      	ldr	r3, [r7, #20]
 800e0aa:	781b      	ldrb	r3, [r3, #0]
 800e0ac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	3301      	adds	r3, #1
 800e0b2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	781b      	ldrb	r3, [r3, #0]
 800e0b8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e0ba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e0be:	021b      	lsls	r3, r3, #8
 800e0c0:	b21a      	sxth	r2, r3
 800e0c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	b21b      	sxth	r3, r3
 800e0ca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e0cc:	89fb      	ldrh	r3, [r7, #14]
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	371c      	adds	r7, #28
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d8:	4770      	bx	lr
	...

0800e0dc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	781b      	ldrb	r3, [r3, #0]
 800e0ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e0f2:	2b40      	cmp	r3, #64	@ 0x40
 800e0f4:	d005      	beq.n	800e102 <USBD_StdDevReq+0x26>
 800e0f6:	2b40      	cmp	r3, #64	@ 0x40
 800e0f8:	d853      	bhi.n	800e1a2 <USBD_StdDevReq+0xc6>
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d00b      	beq.n	800e116 <USBD_StdDevReq+0x3a>
 800e0fe:	2b20      	cmp	r3, #32
 800e100:	d14f      	bne.n	800e1a2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e108:	689b      	ldr	r3, [r3, #8]
 800e10a:	6839      	ldr	r1, [r7, #0]
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	4798      	blx	r3
 800e110:	4603      	mov	r3, r0
 800e112:	73fb      	strb	r3, [r7, #15]
      break;
 800e114:	e04a      	b.n	800e1ac <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	785b      	ldrb	r3, [r3, #1]
 800e11a:	2b09      	cmp	r3, #9
 800e11c:	d83b      	bhi.n	800e196 <USBD_StdDevReq+0xba>
 800e11e:	a201      	add	r2, pc, #4	@ (adr r2, 800e124 <USBD_StdDevReq+0x48>)
 800e120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e124:	0800e179 	.word	0x0800e179
 800e128:	0800e18d 	.word	0x0800e18d
 800e12c:	0800e197 	.word	0x0800e197
 800e130:	0800e183 	.word	0x0800e183
 800e134:	0800e197 	.word	0x0800e197
 800e138:	0800e157 	.word	0x0800e157
 800e13c:	0800e14d 	.word	0x0800e14d
 800e140:	0800e197 	.word	0x0800e197
 800e144:	0800e16f 	.word	0x0800e16f
 800e148:	0800e161 	.word	0x0800e161
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e14c:	6839      	ldr	r1, [r7, #0]
 800e14e:	6878      	ldr	r0, [r7, #4]
 800e150:	f000 f9de 	bl	800e510 <USBD_GetDescriptor>
          break;
 800e154:	e024      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e156:	6839      	ldr	r1, [r7, #0]
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f000 fb6d 	bl	800e838 <USBD_SetAddress>
          break;
 800e15e:	e01f      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e160:	6839      	ldr	r1, [r7, #0]
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 fbac 	bl	800e8c0 <USBD_SetConfig>
 800e168:	4603      	mov	r3, r0
 800e16a:	73fb      	strb	r3, [r7, #15]
          break;
 800e16c:	e018      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e16e:	6839      	ldr	r1, [r7, #0]
 800e170:	6878      	ldr	r0, [r7, #4]
 800e172:	f000 fc4b 	bl	800ea0c <USBD_GetConfig>
          break;
 800e176:	e013      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e178:	6839      	ldr	r1, [r7, #0]
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f000 fc7c 	bl	800ea78 <USBD_GetStatus>
          break;
 800e180:	e00e      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e182:	6839      	ldr	r1, [r7, #0]
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f000 fcab 	bl	800eae0 <USBD_SetFeature>
          break;
 800e18a:	e009      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e18c:	6839      	ldr	r1, [r7, #0]
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 fcba 	bl	800eb08 <USBD_ClrFeature>
          break;
 800e194:	e004      	b.n	800e1a0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e196:	6839      	ldr	r1, [r7, #0]
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f000 fd11 	bl	800ebc0 <USBD_CtlError>
          break;
 800e19e:	bf00      	nop
      }
      break;
 800e1a0:	e004      	b.n	800e1ac <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e1a2:	6839      	ldr	r1, [r7, #0]
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f000 fd0b 	bl	800ebc0 <USBD_CtlError>
      break;
 800e1aa:	bf00      	nop
  }

  return ret;
 800e1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	3710      	adds	r7, #16
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}
 800e1b6:	bf00      	nop

0800e1b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b084      	sub	sp, #16
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1ce:	2b40      	cmp	r3, #64	@ 0x40
 800e1d0:	d005      	beq.n	800e1de <USBD_StdItfReq+0x26>
 800e1d2:	2b40      	cmp	r3, #64	@ 0x40
 800e1d4:	d82f      	bhi.n	800e236 <USBD_StdItfReq+0x7e>
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d001      	beq.n	800e1de <USBD_StdItfReq+0x26>
 800e1da:	2b20      	cmp	r3, #32
 800e1dc:	d12b      	bne.n	800e236 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	3b01      	subs	r3, #1
 800e1e8:	2b02      	cmp	r3, #2
 800e1ea:	d81d      	bhi.n	800e228 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	889b      	ldrh	r3, [r3, #4]
 800e1f0:	b2db      	uxtb	r3, r3
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d813      	bhi.n	800e21e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1fc:	689b      	ldr	r3, [r3, #8]
 800e1fe:	6839      	ldr	r1, [r7, #0]
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	4798      	blx	r3
 800e204:	4603      	mov	r3, r0
 800e206:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	88db      	ldrh	r3, [r3, #6]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d110      	bne.n	800e232 <USBD_StdItfReq+0x7a>
 800e210:	7bfb      	ldrb	r3, [r7, #15]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d10d      	bne.n	800e232 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f000 fd9d 	bl	800ed56 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e21c:	e009      	b.n	800e232 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e21e:	6839      	ldr	r1, [r7, #0]
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f000 fccd 	bl	800ebc0 <USBD_CtlError>
          break;
 800e226:	e004      	b.n	800e232 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e228:	6839      	ldr	r1, [r7, #0]
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f000 fcc8 	bl	800ebc0 <USBD_CtlError>
          break;
 800e230:	e000      	b.n	800e234 <USBD_StdItfReq+0x7c>
          break;
 800e232:	bf00      	nop
      }
      break;
 800e234:	e004      	b.n	800e240 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e236:	6839      	ldr	r1, [r7, #0]
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 fcc1 	bl	800ebc0 <USBD_CtlError>
      break;
 800e23e:	bf00      	nop
  }

  return ret;
 800e240:	7bfb      	ldrb	r3, [r7, #15]
}
 800e242:	4618      	mov	r0, r3
 800e244:	3710      	adds	r7, #16
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}

0800e24a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e24a:	b580      	push	{r7, lr}
 800e24c:	b084      	sub	sp, #16
 800e24e:	af00      	add	r7, sp, #0
 800e250:	6078      	str	r0, [r7, #4]
 800e252:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e254:	2300      	movs	r3, #0
 800e256:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	889b      	ldrh	r3, [r3, #4]
 800e25c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e266:	2b40      	cmp	r3, #64	@ 0x40
 800e268:	d007      	beq.n	800e27a <USBD_StdEPReq+0x30>
 800e26a:	2b40      	cmp	r3, #64	@ 0x40
 800e26c:	f200 8145 	bhi.w	800e4fa <USBD_StdEPReq+0x2b0>
 800e270:	2b00      	cmp	r3, #0
 800e272:	d00c      	beq.n	800e28e <USBD_StdEPReq+0x44>
 800e274:	2b20      	cmp	r3, #32
 800e276:	f040 8140 	bne.w	800e4fa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e280:	689b      	ldr	r3, [r3, #8]
 800e282:	6839      	ldr	r1, [r7, #0]
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	4798      	blx	r3
 800e288:	4603      	mov	r3, r0
 800e28a:	73fb      	strb	r3, [r7, #15]
      break;
 800e28c:	e13a      	b.n	800e504 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	785b      	ldrb	r3, [r3, #1]
 800e292:	2b03      	cmp	r3, #3
 800e294:	d007      	beq.n	800e2a6 <USBD_StdEPReq+0x5c>
 800e296:	2b03      	cmp	r3, #3
 800e298:	f300 8129 	bgt.w	800e4ee <USBD_StdEPReq+0x2a4>
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d07f      	beq.n	800e3a0 <USBD_StdEPReq+0x156>
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d03c      	beq.n	800e31e <USBD_StdEPReq+0xd4>
 800e2a4:	e123      	b.n	800e4ee <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2ac:	b2db      	uxtb	r3, r3
 800e2ae:	2b02      	cmp	r3, #2
 800e2b0:	d002      	beq.n	800e2b8 <USBD_StdEPReq+0x6e>
 800e2b2:	2b03      	cmp	r3, #3
 800e2b4:	d016      	beq.n	800e2e4 <USBD_StdEPReq+0x9a>
 800e2b6:	e02c      	b.n	800e312 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2b8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d00d      	beq.n	800e2da <USBD_StdEPReq+0x90>
 800e2be:	7bbb      	ldrb	r3, [r7, #14]
 800e2c0:	2b80      	cmp	r3, #128	@ 0x80
 800e2c2:	d00a      	beq.n	800e2da <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e2c4:	7bbb      	ldrb	r3, [r7, #14]
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f001 f937 	bl	800f53c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e2ce:	2180      	movs	r1, #128	@ 0x80
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f001 f933 	bl	800f53c <USBD_LL_StallEP>
 800e2d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e2d8:	e020      	b.n	800e31c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e2da:	6839      	ldr	r1, [r7, #0]
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f000 fc6f 	bl	800ebc0 <USBD_CtlError>
              break;
 800e2e2:	e01b      	b.n	800e31c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	885b      	ldrh	r3, [r3, #2]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d10e      	bne.n	800e30a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e2ec:	7bbb      	ldrb	r3, [r7, #14]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d00b      	beq.n	800e30a <USBD_StdEPReq+0xc0>
 800e2f2:	7bbb      	ldrb	r3, [r7, #14]
 800e2f4:	2b80      	cmp	r3, #128	@ 0x80
 800e2f6:	d008      	beq.n	800e30a <USBD_StdEPReq+0xc0>
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	88db      	ldrh	r3, [r3, #6]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d104      	bne.n	800e30a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e300:	7bbb      	ldrb	r3, [r7, #14]
 800e302:	4619      	mov	r1, r3
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f001 f919 	bl	800f53c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 fd23 	bl	800ed56 <USBD_CtlSendStatus>

              break;
 800e310:	e004      	b.n	800e31c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e312:	6839      	ldr	r1, [r7, #0]
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f000 fc53 	bl	800ebc0 <USBD_CtlError>
              break;
 800e31a:	bf00      	nop
          }
          break;
 800e31c:	e0ec      	b.n	800e4f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e324:	b2db      	uxtb	r3, r3
 800e326:	2b02      	cmp	r3, #2
 800e328:	d002      	beq.n	800e330 <USBD_StdEPReq+0xe6>
 800e32a:	2b03      	cmp	r3, #3
 800e32c:	d016      	beq.n	800e35c <USBD_StdEPReq+0x112>
 800e32e:	e030      	b.n	800e392 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e330:	7bbb      	ldrb	r3, [r7, #14]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d00d      	beq.n	800e352 <USBD_StdEPReq+0x108>
 800e336:	7bbb      	ldrb	r3, [r7, #14]
 800e338:	2b80      	cmp	r3, #128	@ 0x80
 800e33a:	d00a      	beq.n	800e352 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e33c:	7bbb      	ldrb	r3, [r7, #14]
 800e33e:	4619      	mov	r1, r3
 800e340:	6878      	ldr	r0, [r7, #4]
 800e342:	f001 f8fb 	bl	800f53c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e346:	2180      	movs	r1, #128	@ 0x80
 800e348:	6878      	ldr	r0, [r7, #4]
 800e34a:	f001 f8f7 	bl	800f53c <USBD_LL_StallEP>
 800e34e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e350:	e025      	b.n	800e39e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e352:	6839      	ldr	r1, [r7, #0]
 800e354:	6878      	ldr	r0, [r7, #4]
 800e356:	f000 fc33 	bl	800ebc0 <USBD_CtlError>
              break;
 800e35a:	e020      	b.n	800e39e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	885b      	ldrh	r3, [r3, #2]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d11b      	bne.n	800e39c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e364:	7bbb      	ldrb	r3, [r7, #14]
 800e366:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d004      	beq.n	800e378 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e36e:	7bbb      	ldrb	r3, [r7, #14]
 800e370:	4619      	mov	r1, r3
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f001 f901 	bl	800f57a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 fcec 	bl	800ed56 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e384:	689b      	ldr	r3, [r3, #8]
 800e386:	6839      	ldr	r1, [r7, #0]
 800e388:	6878      	ldr	r0, [r7, #4]
 800e38a:	4798      	blx	r3
 800e38c:	4603      	mov	r3, r0
 800e38e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e390:	e004      	b.n	800e39c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e392:	6839      	ldr	r1, [r7, #0]
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f000 fc13 	bl	800ebc0 <USBD_CtlError>
              break;
 800e39a:	e000      	b.n	800e39e <USBD_StdEPReq+0x154>
              break;
 800e39c:	bf00      	nop
          }
          break;
 800e39e:	e0ab      	b.n	800e4f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3a6:	b2db      	uxtb	r3, r3
 800e3a8:	2b02      	cmp	r3, #2
 800e3aa:	d002      	beq.n	800e3b2 <USBD_StdEPReq+0x168>
 800e3ac:	2b03      	cmp	r3, #3
 800e3ae:	d032      	beq.n	800e416 <USBD_StdEPReq+0x1cc>
 800e3b0:	e097      	b.n	800e4e2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e3b2:	7bbb      	ldrb	r3, [r7, #14]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d007      	beq.n	800e3c8 <USBD_StdEPReq+0x17e>
 800e3b8:	7bbb      	ldrb	r3, [r7, #14]
 800e3ba:	2b80      	cmp	r3, #128	@ 0x80
 800e3bc:	d004      	beq.n	800e3c8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e3be:	6839      	ldr	r1, [r7, #0]
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f000 fbfd 	bl	800ebc0 <USBD_CtlError>
                break;
 800e3c6:	e091      	b.n	800e4ec <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	da0b      	bge.n	800e3e8 <USBD_StdEPReq+0x19e>
 800e3d0:	7bbb      	ldrb	r3, [r7, #14]
 800e3d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3d6:	4613      	mov	r3, r2
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	4413      	add	r3, r2
 800e3dc:	009b      	lsls	r3, r3, #2
 800e3de:	3310      	adds	r3, #16
 800e3e0:	687a      	ldr	r2, [r7, #4]
 800e3e2:	4413      	add	r3, r2
 800e3e4:	3304      	adds	r3, #4
 800e3e6:	e00b      	b.n	800e400 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e3e8:	7bbb      	ldrb	r3, [r7, #14]
 800e3ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3ee:	4613      	mov	r3, r2
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	4413      	add	r3, r2
 800e3f4:	009b      	lsls	r3, r3, #2
 800e3f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e3fa:	687a      	ldr	r2, [r7, #4]
 800e3fc:	4413      	add	r3, r2
 800e3fe:	3304      	adds	r3, #4
 800e400:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	2200      	movs	r2, #0
 800e406:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	2202      	movs	r2, #2
 800e40c:	4619      	mov	r1, r3
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f000 fc47 	bl	800eca2 <USBD_CtlSendData>
              break;
 800e414:	e06a      	b.n	800e4ec <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e416:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	da11      	bge.n	800e442 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e41e:	7bbb      	ldrb	r3, [r7, #14]
 800e420:	f003 020f 	and.w	r2, r3, #15
 800e424:	6879      	ldr	r1, [r7, #4]
 800e426:	4613      	mov	r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	4413      	add	r3, r2
 800e42c:	009b      	lsls	r3, r3, #2
 800e42e:	440b      	add	r3, r1
 800e430:	3324      	adds	r3, #36	@ 0x24
 800e432:	881b      	ldrh	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d117      	bne.n	800e468 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e438:	6839      	ldr	r1, [r7, #0]
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f000 fbc0 	bl	800ebc0 <USBD_CtlError>
                  break;
 800e440:	e054      	b.n	800e4ec <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e442:	7bbb      	ldrb	r3, [r7, #14]
 800e444:	f003 020f 	and.w	r2, r3, #15
 800e448:	6879      	ldr	r1, [r7, #4]
 800e44a:	4613      	mov	r3, r2
 800e44c:	009b      	lsls	r3, r3, #2
 800e44e:	4413      	add	r3, r2
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	440b      	add	r3, r1
 800e454:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e458:	881b      	ldrh	r3, [r3, #0]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d104      	bne.n	800e468 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e45e:	6839      	ldr	r1, [r7, #0]
 800e460:	6878      	ldr	r0, [r7, #4]
 800e462:	f000 fbad 	bl	800ebc0 <USBD_CtlError>
                  break;
 800e466:	e041      	b.n	800e4ec <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	da0b      	bge.n	800e488 <USBD_StdEPReq+0x23e>
 800e470:	7bbb      	ldrb	r3, [r7, #14]
 800e472:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e476:	4613      	mov	r3, r2
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	4413      	add	r3, r2
 800e47c:	009b      	lsls	r3, r3, #2
 800e47e:	3310      	adds	r3, #16
 800e480:	687a      	ldr	r2, [r7, #4]
 800e482:	4413      	add	r3, r2
 800e484:	3304      	adds	r3, #4
 800e486:	e00b      	b.n	800e4a0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e488:	7bbb      	ldrb	r3, [r7, #14]
 800e48a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e48e:	4613      	mov	r3, r2
 800e490:	009b      	lsls	r3, r3, #2
 800e492:	4413      	add	r3, r2
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e49a:	687a      	ldr	r2, [r7, #4]
 800e49c:	4413      	add	r3, r2
 800e49e:	3304      	adds	r3, #4
 800e4a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e4a2:	7bbb      	ldrb	r3, [r7, #14]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d002      	beq.n	800e4ae <USBD_StdEPReq+0x264>
 800e4a8:	7bbb      	ldrb	r3, [r7, #14]
 800e4aa:	2b80      	cmp	r3, #128	@ 0x80
 800e4ac:	d103      	bne.n	800e4b6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e4ae:	68bb      	ldr	r3, [r7, #8]
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	601a      	str	r2, [r3, #0]
 800e4b4:	e00e      	b.n	800e4d4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e4b6:	7bbb      	ldrb	r3, [r7, #14]
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f001 f87c 	bl	800f5b8 <USBD_LL_IsStallEP>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d003      	beq.n	800e4ce <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	2201      	movs	r2, #1
 800e4ca:	601a      	str	r2, [r3, #0]
 800e4cc:	e002      	b.n	800e4d4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e4ce:	68bb      	ldr	r3, [r7, #8]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e4d4:	68bb      	ldr	r3, [r7, #8]
 800e4d6:	2202      	movs	r2, #2
 800e4d8:	4619      	mov	r1, r3
 800e4da:	6878      	ldr	r0, [r7, #4]
 800e4dc:	f000 fbe1 	bl	800eca2 <USBD_CtlSendData>
              break;
 800e4e0:	e004      	b.n	800e4ec <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e4e2:	6839      	ldr	r1, [r7, #0]
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f000 fb6b 	bl	800ebc0 <USBD_CtlError>
              break;
 800e4ea:	bf00      	nop
          }
          break;
 800e4ec:	e004      	b.n	800e4f8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e4ee:	6839      	ldr	r1, [r7, #0]
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f000 fb65 	bl	800ebc0 <USBD_CtlError>
          break;
 800e4f6:	bf00      	nop
      }
      break;
 800e4f8:	e004      	b.n	800e504 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e4fa:	6839      	ldr	r1, [r7, #0]
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f000 fb5f 	bl	800ebc0 <USBD_CtlError>
      break;
 800e502:	bf00      	nop
  }

  return ret;
 800e504:	7bfb      	ldrb	r3, [r7, #15]
}
 800e506:	4618      	mov	r0, r3
 800e508:	3710      	adds	r7, #16
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}
	...

0800e510 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b084      	sub	sp, #16
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
 800e518:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e51a:	2300      	movs	r3, #0
 800e51c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e51e:	2300      	movs	r3, #0
 800e520:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e522:	2300      	movs	r3, #0
 800e524:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	885b      	ldrh	r3, [r3, #2]
 800e52a:	0a1b      	lsrs	r3, r3, #8
 800e52c:	b29b      	uxth	r3, r3
 800e52e:	3b01      	subs	r3, #1
 800e530:	2b0e      	cmp	r3, #14
 800e532:	f200 8152 	bhi.w	800e7da <USBD_GetDescriptor+0x2ca>
 800e536:	a201      	add	r2, pc, #4	@ (adr r2, 800e53c <USBD_GetDescriptor+0x2c>)
 800e538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e53c:	0800e5ad 	.word	0x0800e5ad
 800e540:	0800e5c5 	.word	0x0800e5c5
 800e544:	0800e605 	.word	0x0800e605
 800e548:	0800e7db 	.word	0x0800e7db
 800e54c:	0800e7db 	.word	0x0800e7db
 800e550:	0800e77b 	.word	0x0800e77b
 800e554:	0800e7a7 	.word	0x0800e7a7
 800e558:	0800e7db 	.word	0x0800e7db
 800e55c:	0800e7db 	.word	0x0800e7db
 800e560:	0800e7db 	.word	0x0800e7db
 800e564:	0800e7db 	.word	0x0800e7db
 800e568:	0800e7db 	.word	0x0800e7db
 800e56c:	0800e7db 	.word	0x0800e7db
 800e570:	0800e7db 	.word	0x0800e7db
 800e574:	0800e579 	.word	0x0800e579
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e57e:	69db      	ldr	r3, [r3, #28]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d00b      	beq.n	800e59c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e58a:	69db      	ldr	r3, [r3, #28]
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	7c12      	ldrb	r2, [r2, #16]
 800e590:	f107 0108 	add.w	r1, r7, #8
 800e594:	4610      	mov	r0, r2
 800e596:	4798      	blx	r3
 800e598:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e59a:	e126      	b.n	800e7ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e59c:	6839      	ldr	r1, [r7, #0]
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f000 fb0e 	bl	800ebc0 <USBD_CtlError>
        err++;
 800e5a4:	7afb      	ldrb	r3, [r7, #11]
 800e5a6:	3301      	adds	r3, #1
 800e5a8:	72fb      	strb	r3, [r7, #11]
      break;
 800e5aa:	e11e      	b.n	800e7ea <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	687a      	ldr	r2, [r7, #4]
 800e5b6:	7c12      	ldrb	r2, [r2, #16]
 800e5b8:	f107 0108 	add.w	r1, r7, #8
 800e5bc:	4610      	mov	r0, r2
 800e5be:	4798      	blx	r3
 800e5c0:	60f8      	str	r0, [r7, #12]
      break;
 800e5c2:	e112      	b.n	800e7ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	7c1b      	ldrb	r3, [r3, #16]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d10d      	bne.n	800e5e8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5d4:	f107 0208 	add.w	r2, r7, #8
 800e5d8:	4610      	mov	r0, r2
 800e5da:	4798      	blx	r3
 800e5dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	2202      	movs	r2, #2
 800e5e4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e5e6:	e100      	b.n	800e7ea <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f0:	f107 0208 	add.w	r2, r7, #8
 800e5f4:	4610      	mov	r0, r2
 800e5f6:	4798      	blx	r3
 800e5f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	3301      	adds	r3, #1
 800e5fe:	2202      	movs	r2, #2
 800e600:	701a      	strb	r2, [r3, #0]
      break;
 800e602:	e0f2      	b.n	800e7ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	885b      	ldrh	r3, [r3, #2]
 800e608:	b2db      	uxtb	r3, r3
 800e60a:	2b05      	cmp	r3, #5
 800e60c:	f200 80ac 	bhi.w	800e768 <USBD_GetDescriptor+0x258>
 800e610:	a201      	add	r2, pc, #4	@ (adr r2, 800e618 <USBD_GetDescriptor+0x108>)
 800e612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e616:	bf00      	nop
 800e618:	0800e631 	.word	0x0800e631
 800e61c:	0800e665 	.word	0x0800e665
 800e620:	0800e699 	.word	0x0800e699
 800e624:	0800e6cd 	.word	0x0800e6cd
 800e628:	0800e701 	.word	0x0800e701
 800e62c:	0800e735 	.word	0x0800e735
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d00b      	beq.n	800e654 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e642:	685b      	ldr	r3, [r3, #4]
 800e644:	687a      	ldr	r2, [r7, #4]
 800e646:	7c12      	ldrb	r2, [r2, #16]
 800e648:	f107 0108 	add.w	r1, r7, #8
 800e64c:	4610      	mov	r0, r2
 800e64e:	4798      	blx	r3
 800e650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e652:	e091      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e654:	6839      	ldr	r1, [r7, #0]
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f000 fab2 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e65c:	7afb      	ldrb	r3, [r7, #11]
 800e65e:	3301      	adds	r3, #1
 800e660:	72fb      	strb	r3, [r7, #11]
          break;
 800e662:	e089      	b.n	800e778 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e66a:	689b      	ldr	r3, [r3, #8]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d00b      	beq.n	800e688 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e676:	689b      	ldr	r3, [r3, #8]
 800e678:	687a      	ldr	r2, [r7, #4]
 800e67a:	7c12      	ldrb	r2, [r2, #16]
 800e67c:	f107 0108 	add.w	r1, r7, #8
 800e680:	4610      	mov	r0, r2
 800e682:	4798      	blx	r3
 800e684:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e686:	e077      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e688:	6839      	ldr	r1, [r7, #0]
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 fa98 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e690:	7afb      	ldrb	r3, [r7, #11]
 800e692:	3301      	adds	r3, #1
 800e694:	72fb      	strb	r3, [r7, #11]
          break;
 800e696:	e06f      	b.n	800e778 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e69e:	68db      	ldr	r3, [r3, #12]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d00b      	beq.n	800e6bc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6aa:	68db      	ldr	r3, [r3, #12]
 800e6ac:	687a      	ldr	r2, [r7, #4]
 800e6ae:	7c12      	ldrb	r2, [r2, #16]
 800e6b0:	f107 0108 	add.w	r1, r7, #8
 800e6b4:	4610      	mov	r0, r2
 800e6b6:	4798      	blx	r3
 800e6b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6ba:	e05d      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e6bc:	6839      	ldr	r1, [r7, #0]
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 fa7e 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e6c4:	7afb      	ldrb	r3, [r7, #11]
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	72fb      	strb	r3, [r7, #11]
          break;
 800e6ca:	e055      	b.n	800e778 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6d2:	691b      	ldr	r3, [r3, #16]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d00b      	beq.n	800e6f0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6de:	691b      	ldr	r3, [r3, #16]
 800e6e0:	687a      	ldr	r2, [r7, #4]
 800e6e2:	7c12      	ldrb	r2, [r2, #16]
 800e6e4:	f107 0108 	add.w	r1, r7, #8
 800e6e8:	4610      	mov	r0, r2
 800e6ea:	4798      	blx	r3
 800e6ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6ee:	e043      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e6f0:	6839      	ldr	r1, [r7, #0]
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f000 fa64 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e6f8:	7afb      	ldrb	r3, [r7, #11]
 800e6fa:	3301      	adds	r3, #1
 800e6fc:	72fb      	strb	r3, [r7, #11]
          break;
 800e6fe:	e03b      	b.n	800e778 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e706:	695b      	ldr	r3, [r3, #20]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d00b      	beq.n	800e724 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e712:	695b      	ldr	r3, [r3, #20]
 800e714:	687a      	ldr	r2, [r7, #4]
 800e716:	7c12      	ldrb	r2, [r2, #16]
 800e718:	f107 0108 	add.w	r1, r7, #8
 800e71c:	4610      	mov	r0, r2
 800e71e:	4798      	blx	r3
 800e720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e722:	e029      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e724:	6839      	ldr	r1, [r7, #0]
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	f000 fa4a 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e72c:	7afb      	ldrb	r3, [r7, #11]
 800e72e:	3301      	adds	r3, #1
 800e730:	72fb      	strb	r3, [r7, #11]
          break;
 800e732:	e021      	b.n	800e778 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e73a:	699b      	ldr	r3, [r3, #24]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d00b      	beq.n	800e758 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e746:	699b      	ldr	r3, [r3, #24]
 800e748:	687a      	ldr	r2, [r7, #4]
 800e74a:	7c12      	ldrb	r2, [r2, #16]
 800e74c:	f107 0108 	add.w	r1, r7, #8
 800e750:	4610      	mov	r0, r2
 800e752:	4798      	blx	r3
 800e754:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e756:	e00f      	b.n	800e778 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e758:	6839      	ldr	r1, [r7, #0]
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f000 fa30 	bl	800ebc0 <USBD_CtlError>
            err++;
 800e760:	7afb      	ldrb	r3, [r7, #11]
 800e762:	3301      	adds	r3, #1
 800e764:	72fb      	strb	r3, [r7, #11]
          break;
 800e766:	e007      	b.n	800e778 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e768:	6839      	ldr	r1, [r7, #0]
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f000 fa28 	bl	800ebc0 <USBD_CtlError>
          err++;
 800e770:	7afb      	ldrb	r3, [r7, #11]
 800e772:	3301      	adds	r3, #1
 800e774:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e776:	bf00      	nop
      }
      break;
 800e778:	e037      	b.n	800e7ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	7c1b      	ldrb	r3, [r3, #16]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d109      	bne.n	800e796 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e78a:	f107 0208 	add.w	r2, r7, #8
 800e78e:	4610      	mov	r0, r2
 800e790:	4798      	blx	r3
 800e792:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e794:	e029      	b.n	800e7ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e796:	6839      	ldr	r1, [r7, #0]
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 fa11 	bl	800ebc0 <USBD_CtlError>
        err++;
 800e79e:	7afb      	ldrb	r3, [r7, #11]
 800e7a0:	3301      	adds	r3, #1
 800e7a2:	72fb      	strb	r3, [r7, #11]
      break;
 800e7a4:	e021      	b.n	800e7ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	7c1b      	ldrb	r3, [r3, #16]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d10d      	bne.n	800e7ca <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7b6:	f107 0208 	add.w	r2, r7, #8
 800e7ba:	4610      	mov	r0, r2
 800e7bc:	4798      	blx	r3
 800e7be:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	2207      	movs	r2, #7
 800e7c6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e7c8:	e00f      	b.n	800e7ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e7ca:	6839      	ldr	r1, [r7, #0]
 800e7cc:	6878      	ldr	r0, [r7, #4]
 800e7ce:	f000 f9f7 	bl	800ebc0 <USBD_CtlError>
        err++;
 800e7d2:	7afb      	ldrb	r3, [r7, #11]
 800e7d4:	3301      	adds	r3, #1
 800e7d6:	72fb      	strb	r3, [r7, #11]
      break;
 800e7d8:	e007      	b.n	800e7ea <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e7da:	6839      	ldr	r1, [r7, #0]
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f000 f9ef 	bl	800ebc0 <USBD_CtlError>
      err++;
 800e7e2:	7afb      	ldrb	r3, [r7, #11]
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	72fb      	strb	r3, [r7, #11]
      break;
 800e7e8:	bf00      	nop
  }

  if (err != 0U)
 800e7ea:	7afb      	ldrb	r3, [r7, #11]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d11e      	bne.n	800e82e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e7f0:	683b      	ldr	r3, [r7, #0]
 800e7f2:	88db      	ldrh	r3, [r3, #6]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d016      	beq.n	800e826 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e7f8:	893b      	ldrh	r3, [r7, #8]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d00e      	beq.n	800e81c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	88da      	ldrh	r2, [r3, #6]
 800e802:	893b      	ldrh	r3, [r7, #8]
 800e804:	4293      	cmp	r3, r2
 800e806:	bf28      	it	cs
 800e808:	4613      	movcs	r3, r2
 800e80a:	b29b      	uxth	r3, r3
 800e80c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e80e:	893b      	ldrh	r3, [r7, #8]
 800e810:	461a      	mov	r2, r3
 800e812:	68f9      	ldr	r1, [r7, #12]
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f000 fa44 	bl	800eca2 <USBD_CtlSendData>
 800e81a:	e009      	b.n	800e830 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e81c:	6839      	ldr	r1, [r7, #0]
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f000 f9ce 	bl	800ebc0 <USBD_CtlError>
 800e824:	e004      	b.n	800e830 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 fa95 	bl	800ed56 <USBD_CtlSendStatus>
 800e82c:	e000      	b.n	800e830 <USBD_GetDescriptor+0x320>
    return;
 800e82e:	bf00      	nop
  }
}
 800e830:	3710      	adds	r7, #16
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
 800e836:	bf00      	nop

0800e838 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b084      	sub	sp, #16
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
 800e840:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	889b      	ldrh	r3, [r3, #4]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d131      	bne.n	800e8ae <USBD_SetAddress+0x76>
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	88db      	ldrh	r3, [r3, #6]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d12d      	bne.n	800e8ae <USBD_SetAddress+0x76>
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	885b      	ldrh	r3, [r3, #2]
 800e856:	2b7f      	cmp	r3, #127	@ 0x7f
 800e858:	d829      	bhi.n	800e8ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	885b      	ldrh	r3, [r3, #2]
 800e85e:	b2db      	uxtb	r3, r3
 800e860:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e864:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e86c:	b2db      	uxtb	r3, r3
 800e86e:	2b03      	cmp	r3, #3
 800e870:	d104      	bne.n	800e87c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e872:	6839      	ldr	r1, [r7, #0]
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f9a3 	bl	800ebc0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e87a:	e01d      	b.n	800e8b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	7bfa      	ldrb	r2, [r7, #15]
 800e880:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e884:	7bfb      	ldrb	r3, [r7, #15]
 800e886:	4619      	mov	r1, r3
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 fec1 	bl	800f610 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e88e:	6878      	ldr	r0, [r7, #4]
 800e890:	f000 fa61 	bl	800ed56 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e894:	7bfb      	ldrb	r3, [r7, #15]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d004      	beq.n	800e8a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	2202      	movs	r2, #2
 800e89e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8a2:	e009      	b.n	800e8b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8ac:	e004      	b.n	800e8b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e8ae:	6839      	ldr	r1, [r7, #0]
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f000 f985 	bl	800ebc0 <USBD_CtlError>
  }
}
 800e8b6:	bf00      	nop
 800e8b8:	bf00      	nop
 800e8ba:	3710      	adds	r7, #16
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
 800e8c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	885b      	ldrh	r3, [r3, #2]
 800e8d2:	b2da      	uxtb	r2, r3
 800e8d4:	4b4c      	ldr	r3, [pc, #304]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e8d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e8d8:	4b4b      	ldr	r3, [pc, #300]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e8da:	781b      	ldrb	r3, [r3, #0]
 800e8dc:	2b01      	cmp	r3, #1
 800e8de:	d905      	bls.n	800e8ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e8e0:	6839      	ldr	r1, [r7, #0]
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f000 f96c 	bl	800ebc0 <USBD_CtlError>
    return USBD_FAIL;
 800e8e8:	2303      	movs	r3, #3
 800e8ea:	e088      	b.n	800e9fe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8f2:	b2db      	uxtb	r3, r3
 800e8f4:	2b02      	cmp	r3, #2
 800e8f6:	d002      	beq.n	800e8fe <USBD_SetConfig+0x3e>
 800e8f8:	2b03      	cmp	r3, #3
 800e8fa:	d025      	beq.n	800e948 <USBD_SetConfig+0x88>
 800e8fc:	e071      	b.n	800e9e2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e8fe:	4b42      	ldr	r3, [pc, #264]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d01c      	beq.n	800e940 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e906:	4b40      	ldr	r3, [pc, #256]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	461a      	mov	r2, r3
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e910:	4b3d      	ldr	r3, [pc, #244]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	4619      	mov	r1, r3
 800e916:	6878      	ldr	r0, [r7, #4]
 800e918:	f7ff f990 	bl	800dc3c <USBD_SetClassConfig>
 800e91c:	4603      	mov	r3, r0
 800e91e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e920:	7bfb      	ldrb	r3, [r7, #15]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d004      	beq.n	800e930 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e926:	6839      	ldr	r1, [r7, #0]
 800e928:	6878      	ldr	r0, [r7, #4]
 800e92a:	f000 f949 	bl	800ebc0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e92e:	e065      	b.n	800e9fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e930:	6878      	ldr	r0, [r7, #4]
 800e932:	f000 fa10 	bl	800ed56 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2203      	movs	r2, #3
 800e93a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e93e:	e05d      	b.n	800e9fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e940:	6878      	ldr	r0, [r7, #4]
 800e942:	f000 fa08 	bl	800ed56 <USBD_CtlSendStatus>
      break;
 800e946:	e059      	b.n	800e9fc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e948:	4b2f      	ldr	r3, [pc, #188]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d112      	bne.n	800e976 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2202      	movs	r2, #2
 800e954:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e958:	4b2b      	ldr	r3, [pc, #172]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	461a      	mov	r2, r3
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e962:	4b29      	ldr	r3, [pc, #164]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e964:	781b      	ldrb	r3, [r3, #0]
 800e966:	4619      	mov	r1, r3
 800e968:	6878      	ldr	r0, [r7, #4]
 800e96a:	f7ff f983 	bl	800dc74 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e96e:	6878      	ldr	r0, [r7, #4]
 800e970:	f000 f9f1 	bl	800ed56 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e974:	e042      	b.n	800e9fc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e976:	4b24      	ldr	r3, [pc, #144]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	461a      	mov	r2, r3
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	685b      	ldr	r3, [r3, #4]
 800e980:	429a      	cmp	r2, r3
 800e982:	d02a      	beq.n	800e9da <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	685b      	ldr	r3, [r3, #4]
 800e988:	b2db      	uxtb	r3, r3
 800e98a:	4619      	mov	r1, r3
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f7ff f971 	bl	800dc74 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e992:	4b1d      	ldr	r3, [pc, #116]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e994:	781b      	ldrb	r3, [r3, #0]
 800e996:	461a      	mov	r2, r3
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e99c:	4b1a      	ldr	r3, [pc, #104]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e99e:	781b      	ldrb	r3, [r3, #0]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f7ff f94a 	bl	800dc3c <USBD_SetClassConfig>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e9ac:	7bfb      	ldrb	r3, [r7, #15]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d00f      	beq.n	800e9d2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e9b2:	6839      	ldr	r1, [r7, #0]
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 f903 	bl	800ebc0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	685b      	ldr	r3, [r3, #4]
 800e9be:	b2db      	uxtb	r3, r3
 800e9c0:	4619      	mov	r1, r3
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f7ff f956 	bl	800dc74 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2202      	movs	r2, #2
 800e9cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e9d0:	e014      	b.n	800e9fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e9d2:	6878      	ldr	r0, [r7, #4]
 800e9d4:	f000 f9bf 	bl	800ed56 <USBD_CtlSendStatus>
      break;
 800e9d8:	e010      	b.n	800e9fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f000 f9bb 	bl	800ed56 <USBD_CtlSendStatus>
      break;
 800e9e0:	e00c      	b.n	800e9fc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e9e2:	6839      	ldr	r1, [r7, #0]
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 f8eb 	bl	800ebc0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e9ea:	4b07      	ldr	r3, [pc, #28]	@ (800ea08 <USBD_SetConfig+0x148>)
 800e9ec:	781b      	ldrb	r3, [r3, #0]
 800e9ee:	4619      	mov	r1, r3
 800e9f0:	6878      	ldr	r0, [r7, #4]
 800e9f2:	f7ff f93f 	bl	800dc74 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e9f6:	2303      	movs	r3, #3
 800e9f8:	73fb      	strb	r3, [r7, #15]
      break;
 800e9fa:	bf00      	nop
  }

  return ret;
 800e9fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9fe:	4618      	mov	r0, r3
 800ea00:	3710      	adds	r7, #16
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}
 800ea06:	bf00      	nop
 800ea08:	20000870 	.word	0x20000870

0800ea0c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b082      	sub	sp, #8
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	88db      	ldrh	r3, [r3, #6]
 800ea1a:	2b01      	cmp	r3, #1
 800ea1c:	d004      	beq.n	800ea28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ea1e:	6839      	ldr	r1, [r7, #0]
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 f8cd 	bl	800ebc0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ea26:	e023      	b.n	800ea70 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea2e:	b2db      	uxtb	r3, r3
 800ea30:	2b02      	cmp	r3, #2
 800ea32:	dc02      	bgt.n	800ea3a <USBD_GetConfig+0x2e>
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	dc03      	bgt.n	800ea40 <USBD_GetConfig+0x34>
 800ea38:	e015      	b.n	800ea66 <USBD_GetConfig+0x5a>
 800ea3a:	2b03      	cmp	r3, #3
 800ea3c:	d00b      	beq.n	800ea56 <USBD_GetConfig+0x4a>
 800ea3e:	e012      	b.n	800ea66 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2200      	movs	r2, #0
 800ea44:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	3308      	adds	r3, #8
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 f927 	bl	800eca2 <USBD_CtlSendData>
        break;
 800ea54:	e00c      	b.n	800ea70 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	3304      	adds	r3, #4
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	4619      	mov	r1, r3
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f000 f91f 	bl	800eca2 <USBD_CtlSendData>
        break;
 800ea64:	e004      	b.n	800ea70 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ea66:	6839      	ldr	r1, [r7, #0]
 800ea68:	6878      	ldr	r0, [r7, #4]
 800ea6a:	f000 f8a9 	bl	800ebc0 <USBD_CtlError>
        break;
 800ea6e:	bf00      	nop
}
 800ea70:	bf00      	nop
 800ea72:	3708      	adds	r7, #8
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b082      	sub	sp, #8
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
 800ea80:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea88:	b2db      	uxtb	r3, r3
 800ea8a:	3b01      	subs	r3, #1
 800ea8c:	2b02      	cmp	r3, #2
 800ea8e:	d81e      	bhi.n	800eace <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	88db      	ldrh	r3, [r3, #6]
 800ea94:	2b02      	cmp	r3, #2
 800ea96:	d004      	beq.n	800eaa2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ea98:	6839      	ldr	r1, [r7, #0]
 800ea9a:	6878      	ldr	r0, [r7, #4]
 800ea9c:	f000 f890 	bl	800ebc0 <USBD_CtlError>
        break;
 800eaa0:	e01a      	b.n	800ead8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2201      	movs	r2, #1
 800eaa6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d005      	beq.n	800eabe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	68db      	ldr	r3, [r3, #12]
 800eab6:	f043 0202 	orr.w	r2, r3, #2
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	330c      	adds	r3, #12
 800eac2:	2202      	movs	r2, #2
 800eac4:	4619      	mov	r1, r3
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f000 f8eb 	bl	800eca2 <USBD_CtlSendData>
      break;
 800eacc:	e004      	b.n	800ead8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800eace:	6839      	ldr	r1, [r7, #0]
 800ead0:	6878      	ldr	r0, [r7, #4]
 800ead2:	f000 f875 	bl	800ebc0 <USBD_CtlError>
      break;
 800ead6:	bf00      	nop
  }
}
 800ead8:	bf00      	nop
 800eada:	3708      	adds	r7, #8
 800eadc:	46bd      	mov	sp, r7
 800eade:	bd80      	pop	{r7, pc}

0800eae0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b082      	sub	sp, #8
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	885b      	ldrh	r3, [r3, #2]
 800eaee:	2b01      	cmp	r3, #1
 800eaf0:	d106      	bne.n	800eb00 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f000 f92b 	bl	800ed56 <USBD_CtlSendStatus>
  }
}
 800eb00:	bf00      	nop
 800eb02:	3708      	adds	r7, #8
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}

0800eb08 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	6078      	str	r0, [r7, #4]
 800eb10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb18:	b2db      	uxtb	r3, r3
 800eb1a:	3b01      	subs	r3, #1
 800eb1c:	2b02      	cmp	r3, #2
 800eb1e:	d80b      	bhi.n	800eb38 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	885b      	ldrh	r3, [r3, #2]
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d10c      	bne.n	800eb42 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800eb30:	6878      	ldr	r0, [r7, #4]
 800eb32:	f000 f910 	bl	800ed56 <USBD_CtlSendStatus>
      }
      break;
 800eb36:	e004      	b.n	800eb42 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800eb38:	6839      	ldr	r1, [r7, #0]
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f000 f840 	bl	800ebc0 <USBD_CtlError>
      break;
 800eb40:	e000      	b.n	800eb44 <USBD_ClrFeature+0x3c>
      break;
 800eb42:	bf00      	nop
  }
}
 800eb44:	bf00      	nop
 800eb46:	3708      	adds	r7, #8
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}

0800eb4c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b084      	sub	sp, #16
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	781a      	ldrb	r2, [r3, #0]
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	3301      	adds	r3, #1
 800eb66:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	781a      	ldrb	r2, [r3, #0]
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	3301      	adds	r3, #1
 800eb74:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800eb76:	68f8      	ldr	r0, [r7, #12]
 800eb78:	f7ff fa90 	bl	800e09c <SWAPBYTE>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	461a      	mov	r2, r3
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	3301      	adds	r3, #1
 800eb88:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800eb90:	68f8      	ldr	r0, [r7, #12]
 800eb92:	f7ff fa83 	bl	800e09c <SWAPBYTE>
 800eb96:	4603      	mov	r3, r0
 800eb98:	461a      	mov	r2, r3
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	3301      	adds	r3, #1
 800eba2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	3301      	adds	r3, #1
 800eba8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ebaa:	68f8      	ldr	r0, [r7, #12]
 800ebac:	f7ff fa76 	bl	800e09c <SWAPBYTE>
 800ebb0:	4603      	mov	r3, r0
 800ebb2:	461a      	mov	r2, r3
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	80da      	strh	r2, [r3, #6]
}
 800ebb8:	bf00      	nop
 800ebba:	3710      	adds	r7, #16
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}

0800ebc0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	b082      	sub	sp, #8
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	6078      	str	r0, [r7, #4]
 800ebc8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ebca:	2180      	movs	r1, #128	@ 0x80
 800ebcc:	6878      	ldr	r0, [r7, #4]
 800ebce:	f000 fcb5 	bl	800f53c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ebd2:	2100      	movs	r1, #0
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f000 fcb1 	bl	800f53c <USBD_LL_StallEP>
}
 800ebda:	bf00      	nop
 800ebdc:	3708      	adds	r7, #8
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	bd80      	pop	{r7, pc}

0800ebe2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ebe2:	b580      	push	{r7, lr}
 800ebe4:	b086      	sub	sp, #24
 800ebe6:	af00      	add	r7, sp, #0
 800ebe8:	60f8      	str	r0, [r7, #12]
 800ebea:	60b9      	str	r1, [r7, #8]
 800ebec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d036      	beq.n	800ec66 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ebfc:	6938      	ldr	r0, [r7, #16]
 800ebfe:	f000 f836 	bl	800ec6e <USBD_GetLen>
 800ec02:	4603      	mov	r3, r0
 800ec04:	3301      	adds	r3, #1
 800ec06:	b29b      	uxth	r3, r3
 800ec08:	005b      	lsls	r3, r3, #1
 800ec0a:	b29a      	uxth	r2, r3
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ec10:	7dfb      	ldrb	r3, [r7, #23]
 800ec12:	68ba      	ldr	r2, [r7, #8]
 800ec14:	4413      	add	r3, r2
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	7812      	ldrb	r2, [r2, #0]
 800ec1a:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec1c:	7dfb      	ldrb	r3, [r7, #23]
 800ec1e:	3301      	adds	r3, #1
 800ec20:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ec22:	7dfb      	ldrb	r3, [r7, #23]
 800ec24:	68ba      	ldr	r2, [r7, #8]
 800ec26:	4413      	add	r3, r2
 800ec28:	2203      	movs	r2, #3
 800ec2a:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec2c:	7dfb      	ldrb	r3, [r7, #23]
 800ec2e:	3301      	adds	r3, #1
 800ec30:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ec32:	e013      	b.n	800ec5c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ec34:	7dfb      	ldrb	r3, [r7, #23]
 800ec36:	68ba      	ldr	r2, [r7, #8]
 800ec38:	4413      	add	r3, r2
 800ec3a:	693a      	ldr	r2, [r7, #16]
 800ec3c:	7812      	ldrb	r2, [r2, #0]
 800ec3e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ec40:	693b      	ldr	r3, [r7, #16]
 800ec42:	3301      	adds	r3, #1
 800ec44:	613b      	str	r3, [r7, #16]
    idx++;
 800ec46:	7dfb      	ldrb	r3, [r7, #23]
 800ec48:	3301      	adds	r3, #1
 800ec4a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ec4c:	7dfb      	ldrb	r3, [r7, #23]
 800ec4e:	68ba      	ldr	r2, [r7, #8]
 800ec50:	4413      	add	r3, r2
 800ec52:	2200      	movs	r2, #0
 800ec54:	701a      	strb	r2, [r3, #0]
    idx++;
 800ec56:	7dfb      	ldrb	r3, [r7, #23]
 800ec58:	3301      	adds	r3, #1
 800ec5a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ec5c:	693b      	ldr	r3, [r7, #16]
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d1e7      	bne.n	800ec34 <USBD_GetString+0x52>
 800ec64:	e000      	b.n	800ec68 <USBD_GetString+0x86>
    return;
 800ec66:	bf00      	nop
  }
}
 800ec68:	3718      	adds	r7, #24
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}

0800ec6e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ec6e:	b480      	push	{r7}
 800ec70:	b085      	sub	sp, #20
 800ec72:	af00      	add	r7, sp, #0
 800ec74:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ec76:	2300      	movs	r3, #0
 800ec78:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ec7e:	e005      	b.n	800ec8c <USBD_GetLen+0x1e>
  {
    len++;
 800ec80:	7bfb      	ldrb	r3, [r7, #15]
 800ec82:	3301      	adds	r3, #1
 800ec84:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	3301      	adds	r3, #1
 800ec8a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ec8c:	68bb      	ldr	r3, [r7, #8]
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d1f5      	bne.n	800ec80 <USBD_GetLen+0x12>
  }

  return len;
 800ec94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3714      	adds	r7, #20
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca0:	4770      	bx	lr

0800eca2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800eca2:	b580      	push	{r7, lr}
 800eca4:	b084      	sub	sp, #16
 800eca6:	af00      	add	r7, sp, #0
 800eca8:	60f8      	str	r0, [r7, #12]
 800ecaa:	60b9      	str	r1, [r7, #8]
 800ecac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2202      	movs	r2, #2
 800ecb2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	687a      	ldr	r2, [r7, #4]
 800ecba:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	687a      	ldr	r2, [r7, #4]
 800ecc0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	68ba      	ldr	r2, [r7, #8]
 800ecc6:	2100      	movs	r1, #0
 800ecc8:	68f8      	ldr	r0, [r7, #12]
 800ecca:	f000 fcc0 	bl	800f64e <USBD_LL_Transmit>

  return USBD_OK;
 800ecce:	2300      	movs	r3, #0
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3710      	adds	r7, #16
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}

0800ecd8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	60f8      	str	r0, [r7, #12]
 800ece0:	60b9      	str	r1, [r7, #8]
 800ece2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	68ba      	ldr	r2, [r7, #8]
 800ece8:	2100      	movs	r1, #0
 800ecea:	68f8      	ldr	r0, [r7, #12]
 800ecec:	f000 fcaf 	bl	800f64e <USBD_LL_Transmit>

  return USBD_OK;
 800ecf0:	2300      	movs	r3, #0
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	3710      	adds	r7, #16
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}

0800ecfa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ecfa:	b580      	push	{r7, lr}
 800ecfc:	b084      	sub	sp, #16
 800ecfe:	af00      	add	r7, sp, #0
 800ed00:	60f8      	str	r0, [r7, #12]
 800ed02:	60b9      	str	r1, [r7, #8]
 800ed04:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	2203      	movs	r2, #3
 800ed0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	687a      	ldr	r2, [r7, #4]
 800ed12:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	687a      	ldr	r2, [r7, #4]
 800ed1a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	68ba      	ldr	r2, [r7, #8]
 800ed22:	2100      	movs	r1, #0
 800ed24:	68f8      	ldr	r0, [r7, #12]
 800ed26:	f000 fcb3 	bl	800f690 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed2a:	2300      	movs	r3, #0
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	3710      	adds	r7, #16
 800ed30:	46bd      	mov	sp, r7
 800ed32:	bd80      	pop	{r7, pc}

0800ed34 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b084      	sub	sp, #16
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	60f8      	str	r0, [r7, #12]
 800ed3c:	60b9      	str	r1, [r7, #8]
 800ed3e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	68ba      	ldr	r2, [r7, #8]
 800ed44:	2100      	movs	r1, #0
 800ed46:	68f8      	ldr	r0, [r7, #12]
 800ed48:	f000 fca2 	bl	800f690 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed4c:	2300      	movs	r3, #0
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3710      	adds	r7, #16
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}

0800ed56 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ed56:	b580      	push	{r7, lr}
 800ed58:	b082      	sub	sp, #8
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	2204      	movs	r2, #4
 800ed62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ed66:	2300      	movs	r3, #0
 800ed68:	2200      	movs	r2, #0
 800ed6a:	2100      	movs	r1, #0
 800ed6c:	6878      	ldr	r0, [r7, #4]
 800ed6e:	f000 fc6e 	bl	800f64e <USBD_LL_Transmit>

  return USBD_OK;
 800ed72:	2300      	movs	r3, #0
}
 800ed74:	4618      	mov	r0, r3
 800ed76:	3708      	adds	r7, #8
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	bd80      	pop	{r7, pc}

0800ed7c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b082      	sub	sp, #8
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2205      	movs	r2, #5
 800ed88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	2200      	movs	r2, #0
 800ed90:	2100      	movs	r1, #0
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f000 fc7c 	bl	800f690 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed98:	2300      	movs	r3, #0
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3708      	adds	r7, #8
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}
	...

0800eda4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800eda8:	2200      	movs	r2, #0
 800edaa:	4912      	ldr	r1, [pc, #72]	@ (800edf4 <MX_USB_Device_Init+0x50>)
 800edac:	4812      	ldr	r0, [pc, #72]	@ (800edf8 <MX_USB_Device_Init+0x54>)
 800edae:	f7fe fed7 	bl	800db60 <USBD_Init>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d001      	beq.n	800edbc <MX_USB_Device_Init+0x18>
    Error_Handler();
 800edb8:	f7f2 fec4 	bl	8001b44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800edbc:	490f      	ldr	r1, [pc, #60]	@ (800edfc <MX_USB_Device_Init+0x58>)
 800edbe:	480e      	ldr	r0, [pc, #56]	@ (800edf8 <MX_USB_Device_Init+0x54>)
 800edc0:	f7fe fefe 	bl	800dbc0 <USBD_RegisterClass>
 800edc4:	4603      	mov	r3, r0
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d001      	beq.n	800edce <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800edca:	f7f2 febb 	bl	8001b44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800edce:	490c      	ldr	r1, [pc, #48]	@ (800ee00 <MX_USB_Device_Init+0x5c>)
 800edd0:	4809      	ldr	r0, [pc, #36]	@ (800edf8 <MX_USB_Device_Init+0x54>)
 800edd2:	f7fe fe1f 	bl	800da14 <USBD_CDC_RegisterInterface>
 800edd6:	4603      	mov	r3, r0
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d001      	beq.n	800ede0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800eddc:	f7f2 feb2 	bl	8001b44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ede0:	4805      	ldr	r0, [pc, #20]	@ (800edf8 <MX_USB_Device_Init+0x54>)
 800ede2:	f7fe ff14 	bl	800dc0e <USBD_Start>
 800ede6:	4603      	mov	r3, r0
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d001      	beq.n	800edf0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800edec:	f7f2 feaa 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800edf0:	bf00      	nop
 800edf2:	bd80      	pop	{r7, pc}
 800edf4:	2000013c 	.word	0x2000013c
 800edf8:	20000874 	.word	0x20000874
 800edfc:	20000024 	.word	0x20000024
 800ee00:	20000128 	.word	0x20000128

0800ee04 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ee08:	2200      	movs	r2, #0
 800ee0a:	4905      	ldr	r1, [pc, #20]	@ (800ee20 <CDC_Init_FS+0x1c>)
 800ee0c:	4805      	ldr	r0, [pc, #20]	@ (800ee24 <CDC_Init_FS+0x20>)
 800ee0e:	f7fe fe16 	bl	800da3e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ee12:	4905      	ldr	r1, [pc, #20]	@ (800ee28 <CDC_Init_FS+0x24>)
 800ee14:	4803      	ldr	r0, [pc, #12]	@ (800ee24 <CDC_Init_FS+0x20>)
 800ee16:	f7fe fe30 	bl	800da7a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ee1a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	bd80      	pop	{r7, pc}
 800ee20:	20000f44 	.word	0x20000f44
 800ee24:	20000874 	.word	0x20000874
 800ee28:	20000b44 	.word	0x20000b44

0800ee2c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ee30:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	46bd      	mov	sp, r7
 800ee36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3a:	4770      	bx	lr

0800ee3c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ee3c:	b480      	push	{r7}
 800ee3e:	b083      	sub	sp, #12
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	4603      	mov	r3, r0
 800ee44:	6039      	str	r1, [r7, #0]
 800ee46:	71fb      	strb	r3, [r7, #7]
 800ee48:	4613      	mov	r3, r2
 800ee4a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ee4c:	79fb      	ldrb	r3, [r7, #7]
 800ee4e:	2b23      	cmp	r3, #35	@ 0x23
 800ee50:	d84a      	bhi.n	800eee8 <CDC_Control_FS+0xac>
 800ee52:	a201      	add	r2, pc, #4	@ (adr r2, 800ee58 <CDC_Control_FS+0x1c>)
 800ee54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee58:	0800eee9 	.word	0x0800eee9
 800ee5c:	0800eee9 	.word	0x0800eee9
 800ee60:	0800eee9 	.word	0x0800eee9
 800ee64:	0800eee9 	.word	0x0800eee9
 800ee68:	0800eee9 	.word	0x0800eee9
 800ee6c:	0800eee9 	.word	0x0800eee9
 800ee70:	0800eee9 	.word	0x0800eee9
 800ee74:	0800eee9 	.word	0x0800eee9
 800ee78:	0800eee9 	.word	0x0800eee9
 800ee7c:	0800eee9 	.word	0x0800eee9
 800ee80:	0800eee9 	.word	0x0800eee9
 800ee84:	0800eee9 	.word	0x0800eee9
 800ee88:	0800eee9 	.word	0x0800eee9
 800ee8c:	0800eee9 	.word	0x0800eee9
 800ee90:	0800eee9 	.word	0x0800eee9
 800ee94:	0800eee9 	.word	0x0800eee9
 800ee98:	0800eee9 	.word	0x0800eee9
 800ee9c:	0800eee9 	.word	0x0800eee9
 800eea0:	0800eee9 	.word	0x0800eee9
 800eea4:	0800eee9 	.word	0x0800eee9
 800eea8:	0800eee9 	.word	0x0800eee9
 800eeac:	0800eee9 	.word	0x0800eee9
 800eeb0:	0800eee9 	.word	0x0800eee9
 800eeb4:	0800eee9 	.word	0x0800eee9
 800eeb8:	0800eee9 	.word	0x0800eee9
 800eebc:	0800eee9 	.word	0x0800eee9
 800eec0:	0800eee9 	.word	0x0800eee9
 800eec4:	0800eee9 	.word	0x0800eee9
 800eec8:	0800eee9 	.word	0x0800eee9
 800eecc:	0800eee9 	.word	0x0800eee9
 800eed0:	0800eee9 	.word	0x0800eee9
 800eed4:	0800eee9 	.word	0x0800eee9
 800eed8:	0800eee9 	.word	0x0800eee9
 800eedc:	0800eee9 	.word	0x0800eee9
 800eee0:	0800eee9 	.word	0x0800eee9
 800eee4:	0800eee9 	.word	0x0800eee9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800eee8:	bf00      	nop
  }

  return (USBD_OK);
 800eeea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	370c      	adds	r7, #12
 800eef0:	46bd      	mov	sp, r7
 800eef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef6:	4770      	bx	lr

0800eef8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
 800ef00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
    if (*Len <= RX_BUFFER_SIZE) {
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	2b20      	cmp	r3, #32
 800ef08:	d818      	bhi.n	800ef3c <CDC_Receive_FS+0x44>
        for (int i = 0; i < *Len; i++)
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	60fb      	str	r3, [r7, #12]
 800ef0e:	e00b      	b.n	800ef28 <CDC_Receive_FS+0x30>
        	rx_buffer[i] = Buf[i];
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	687a      	ldr	r2, [r7, #4]
 800ef14:	4413      	add	r3, r2
 800ef16:	7819      	ldrb	r1, [r3, #0]
 800ef18:	4a0e      	ldr	r2, [pc, #56]	@ (800ef54 <CDC_Receive_FS+0x5c>)
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	4413      	add	r3, r2
 800ef1e:	460a      	mov	r2, r1
 800ef20:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < *Len; i++)
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	3301      	adds	r3, #1
 800ef26:	60fb      	str	r3, [r7, #12]
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	681a      	ldr	r2, [r3, #0]
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	429a      	cmp	r2, r3
 800ef30:	d8ee      	bhi.n	800ef10 <CDC_Receive_FS+0x18>
        usb_ready=*Len;
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	b2da      	uxtb	r2, r3
 800ef38:	4b07      	ldr	r3, [pc, #28]	@ (800ef58 <CDC_Receive_FS+0x60>)
 800ef3a:	701a      	strb	r2, [r3, #0]
    }
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ef3c:	6879      	ldr	r1, [r7, #4]
 800ef3e:	4807      	ldr	r0, [pc, #28]	@ (800ef5c <CDC_Receive_FS+0x64>)
 800ef40:	f7fe fd9b 	bl	800da7a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ef44:	4805      	ldr	r0, [pc, #20]	@ (800ef5c <CDC_Receive_FS+0x64>)
 800ef46:	f7fe fde1 	bl	800db0c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ef4a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	3710      	adds	r7, #16
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}
 800ef54:	200006d0 	.word	0x200006d0
 800ef58:	200006f0 	.word	0x200006f0
 800ef5c:	20000874 	.word	0x20000874

0800ef60 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
 800ef68:	460b      	mov	r3, r1
 800ef6a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ef70:	4b0d      	ldr	r3, [pc, #52]	@ (800efa8 <CDC_Transmit_FS+0x48>)
 800ef72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ef76:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ef78:	68bb      	ldr	r3, [r7, #8]
 800ef7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d001      	beq.n	800ef86 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ef82:	2301      	movs	r3, #1
 800ef84:	e00b      	b.n	800ef9e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ef86:	887b      	ldrh	r3, [r7, #2]
 800ef88:	461a      	mov	r2, r3
 800ef8a:	6879      	ldr	r1, [r7, #4]
 800ef8c:	4806      	ldr	r0, [pc, #24]	@ (800efa8 <CDC_Transmit_FS+0x48>)
 800ef8e:	f7fe fd56 	bl	800da3e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ef92:	4805      	ldr	r0, [pc, #20]	@ (800efa8 <CDC_Transmit_FS+0x48>)
 800ef94:	f7fe fd8a 	bl	800daac <USBD_CDC_TransmitPacket>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ef9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	20000874 	.word	0x20000874

0800efac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800efac:	b480      	push	{r7}
 800efae:	b087      	sub	sp, #28
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	60f8      	str	r0, [r7, #12]
 800efb4:	60b9      	str	r1, [r7, #8]
 800efb6:	4613      	mov	r3, r2
 800efb8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800efba:	2300      	movs	r3, #0
 800efbc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800efbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	371c      	adds	r7, #28
 800efc6:	46bd      	mov	sp, r7
 800efc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efcc:	4770      	bx	lr
	...

0800efd0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800efd0:	b480      	push	{r7}
 800efd2:	b083      	sub	sp, #12
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	4603      	mov	r3, r0
 800efd8:	6039      	str	r1, [r7, #0]
 800efda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	2212      	movs	r2, #18
 800efe0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800efe2:	4b03      	ldr	r3, [pc, #12]	@ (800eff0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	370c      	adds	r7, #12
 800efe8:	46bd      	mov	sp, r7
 800efea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efee:	4770      	bx	lr
 800eff0:	2000015c 	.word	0x2000015c

0800eff4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eff4:	b480      	push	{r7}
 800eff6:	b083      	sub	sp, #12
 800eff8:	af00      	add	r7, sp, #0
 800effa:	4603      	mov	r3, r0
 800effc:	6039      	str	r1, [r7, #0]
 800effe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	2204      	movs	r2, #4
 800f004:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f006:	4b03      	ldr	r3, [pc, #12]	@ (800f014 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800f008:	4618      	mov	r0, r3
 800f00a:	370c      	adds	r7, #12
 800f00c:	46bd      	mov	sp, r7
 800f00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f012:	4770      	bx	lr
 800f014:	20000170 	.word	0x20000170

0800f018 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	4603      	mov	r3, r0
 800f020:	6039      	str	r1, [r7, #0]
 800f022:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f024:	79fb      	ldrb	r3, [r7, #7]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d105      	bne.n	800f036 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f02a:	683a      	ldr	r2, [r7, #0]
 800f02c:	4907      	ldr	r1, [pc, #28]	@ (800f04c <USBD_CDC_ProductStrDescriptor+0x34>)
 800f02e:	4808      	ldr	r0, [pc, #32]	@ (800f050 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f030:	f7ff fdd7 	bl	800ebe2 <USBD_GetString>
 800f034:	e004      	b.n	800f040 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f036:	683a      	ldr	r2, [r7, #0]
 800f038:	4904      	ldr	r1, [pc, #16]	@ (800f04c <USBD_CDC_ProductStrDescriptor+0x34>)
 800f03a:	4805      	ldr	r0, [pc, #20]	@ (800f050 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f03c:	f7ff fdd1 	bl	800ebe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f040:	4b02      	ldr	r3, [pc, #8]	@ (800f04c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800f042:	4618      	mov	r0, r3
 800f044:	3708      	adds	r7, #8
 800f046:	46bd      	mov	sp, r7
 800f048:	bd80      	pop	{r7, pc}
 800f04a:	bf00      	nop
 800f04c:	20001344 	.word	0x20001344
 800f050:	080109ec 	.word	0x080109ec

0800f054 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	4603      	mov	r3, r0
 800f05c:	6039      	str	r1, [r7, #0]
 800f05e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f060:	683a      	ldr	r2, [r7, #0]
 800f062:	4904      	ldr	r1, [pc, #16]	@ (800f074 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800f064:	4804      	ldr	r0, [pc, #16]	@ (800f078 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800f066:	f7ff fdbc 	bl	800ebe2 <USBD_GetString>
  return USBD_StrDesc;
 800f06a:	4b02      	ldr	r3, [pc, #8]	@ (800f074 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800f06c:	4618      	mov	r0, r3
 800f06e:	3708      	adds	r7, #8
 800f070:	46bd      	mov	sp, r7
 800f072:	bd80      	pop	{r7, pc}
 800f074:	20001344 	.word	0x20001344
 800f078:	08010a04 	.word	0x08010a04

0800f07c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b082      	sub	sp, #8
 800f080:	af00      	add	r7, sp, #0
 800f082:	4603      	mov	r3, r0
 800f084:	6039      	str	r1, [r7, #0]
 800f086:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	221a      	movs	r2, #26
 800f08c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f08e:	f000 f843 	bl	800f118 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f092:	4b02      	ldr	r3, [pc, #8]	@ (800f09c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800f094:	4618      	mov	r0, r3
 800f096:	3708      	adds	r7, #8
 800f098:	46bd      	mov	sp, r7
 800f09a:	bd80      	pop	{r7, pc}
 800f09c:	20000174 	.word	0x20000174

0800f0a0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b082      	sub	sp, #8
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	6039      	str	r1, [r7, #0]
 800f0aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f0ac:	79fb      	ldrb	r3, [r7, #7]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d105      	bne.n	800f0be <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f0b2:	683a      	ldr	r2, [r7, #0]
 800f0b4:	4907      	ldr	r1, [pc, #28]	@ (800f0d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f0b6:	4808      	ldr	r0, [pc, #32]	@ (800f0d8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f0b8:	f7ff fd93 	bl	800ebe2 <USBD_GetString>
 800f0bc:	e004      	b.n	800f0c8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f0be:	683a      	ldr	r2, [r7, #0]
 800f0c0:	4904      	ldr	r1, [pc, #16]	@ (800f0d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f0c2:	4805      	ldr	r0, [pc, #20]	@ (800f0d8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f0c4:	f7ff fd8d 	bl	800ebe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f0c8:	4b02      	ldr	r3, [pc, #8]	@ (800f0d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3708      	adds	r7, #8
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
 800f0d2:	bf00      	nop
 800f0d4:	20001344 	.word	0x20001344
 800f0d8:	08010a18 	.word	0x08010a18

0800f0dc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b082      	sub	sp, #8
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	6039      	str	r1, [r7, #0]
 800f0e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f0e8:	79fb      	ldrb	r3, [r7, #7]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d105      	bne.n	800f0fa <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f0ee:	683a      	ldr	r2, [r7, #0]
 800f0f0:	4907      	ldr	r1, [pc, #28]	@ (800f110 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f0f2:	4808      	ldr	r0, [pc, #32]	@ (800f114 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f0f4:	f7ff fd75 	bl	800ebe2 <USBD_GetString>
 800f0f8:	e004      	b.n	800f104 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f0fa:	683a      	ldr	r2, [r7, #0]
 800f0fc:	4904      	ldr	r1, [pc, #16]	@ (800f110 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f0fe:	4805      	ldr	r0, [pc, #20]	@ (800f114 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f100:	f7ff fd6f 	bl	800ebe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f104:	4b02      	ldr	r3, [pc, #8]	@ (800f110 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800f106:	4618      	mov	r0, r3
 800f108:	3708      	adds	r7, #8
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bd80      	pop	{r7, pc}
 800f10e:	bf00      	nop
 800f110:	20001344 	.word	0x20001344
 800f114:	08010a24 	.word	0x08010a24

0800f118 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b084      	sub	sp, #16
 800f11c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f11e:	4b0f      	ldr	r3, [pc, #60]	@ (800f15c <Get_SerialNum+0x44>)
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f124:	4b0e      	ldr	r3, [pc, #56]	@ (800f160 <Get_SerialNum+0x48>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f12a:	4b0e      	ldr	r3, [pc, #56]	@ (800f164 <Get_SerialNum+0x4c>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f130:	68fa      	ldr	r2, [r7, #12]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	4413      	add	r3, r2
 800f136:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d009      	beq.n	800f152 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f13e:	2208      	movs	r2, #8
 800f140:	4909      	ldr	r1, [pc, #36]	@ (800f168 <Get_SerialNum+0x50>)
 800f142:	68f8      	ldr	r0, [r7, #12]
 800f144:	f000 f814 	bl	800f170 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f148:	2204      	movs	r2, #4
 800f14a:	4908      	ldr	r1, [pc, #32]	@ (800f16c <Get_SerialNum+0x54>)
 800f14c:	68b8      	ldr	r0, [r7, #8]
 800f14e:	f000 f80f 	bl	800f170 <IntToUnicode>
  }
}
 800f152:	bf00      	nop
 800f154:	3710      	adds	r7, #16
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}
 800f15a:	bf00      	nop
 800f15c:	1fff7590 	.word	0x1fff7590
 800f160:	1fff7594 	.word	0x1fff7594
 800f164:	1fff7598 	.word	0x1fff7598
 800f168:	20000176 	.word	0x20000176
 800f16c:	20000186 	.word	0x20000186

0800f170 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f170:	b480      	push	{r7}
 800f172:	b087      	sub	sp, #28
 800f174:	af00      	add	r7, sp, #0
 800f176:	60f8      	str	r0, [r7, #12]
 800f178:	60b9      	str	r1, [r7, #8]
 800f17a:	4613      	mov	r3, r2
 800f17c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f17e:	2300      	movs	r3, #0
 800f180:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f182:	2300      	movs	r3, #0
 800f184:	75fb      	strb	r3, [r7, #23]
 800f186:	e027      	b.n	800f1d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	0f1b      	lsrs	r3, r3, #28
 800f18c:	2b09      	cmp	r3, #9
 800f18e:	d80b      	bhi.n	800f1a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	0f1b      	lsrs	r3, r3, #28
 800f194:	b2da      	uxtb	r2, r3
 800f196:	7dfb      	ldrb	r3, [r7, #23]
 800f198:	005b      	lsls	r3, r3, #1
 800f19a:	4619      	mov	r1, r3
 800f19c:	68bb      	ldr	r3, [r7, #8]
 800f19e:	440b      	add	r3, r1
 800f1a0:	3230      	adds	r2, #48	@ 0x30
 800f1a2:	b2d2      	uxtb	r2, r2
 800f1a4:	701a      	strb	r2, [r3, #0]
 800f1a6:	e00a      	b.n	800f1be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	0f1b      	lsrs	r3, r3, #28
 800f1ac:	b2da      	uxtb	r2, r3
 800f1ae:	7dfb      	ldrb	r3, [r7, #23]
 800f1b0:	005b      	lsls	r3, r3, #1
 800f1b2:	4619      	mov	r1, r3
 800f1b4:	68bb      	ldr	r3, [r7, #8]
 800f1b6:	440b      	add	r3, r1
 800f1b8:	3237      	adds	r2, #55	@ 0x37
 800f1ba:	b2d2      	uxtb	r2, r2
 800f1bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	011b      	lsls	r3, r3, #4
 800f1c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f1c4:	7dfb      	ldrb	r3, [r7, #23]
 800f1c6:	005b      	lsls	r3, r3, #1
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	68ba      	ldr	r2, [r7, #8]
 800f1cc:	4413      	add	r3, r2
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f1d2:	7dfb      	ldrb	r3, [r7, #23]
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	75fb      	strb	r3, [r7, #23]
 800f1d8:	7dfa      	ldrb	r2, [r7, #23]
 800f1da:	79fb      	ldrb	r3, [r7, #7]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d3d3      	bcc.n	800f188 <IntToUnicode+0x18>
  }
}
 800f1e0:	bf00      	nop
 800f1e2:	bf00      	nop
 800f1e4:	371c      	adds	r7, #28
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ec:	4770      	bx	lr
	...

0800f1f0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b094      	sub	sp, #80	@ 0x50
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f1f8:	f107 030c 	add.w	r3, r7, #12
 800f1fc:	2244      	movs	r2, #68	@ 0x44
 800f1fe:	2100      	movs	r1, #0
 800f200:	4618      	mov	r0, r3
 800f202:	f000 fdc3 	bl	800fd8c <memset>
  if(pcdHandle->Instance==USB)
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	4a15      	ldr	r2, [pc, #84]	@ (800f260 <HAL_PCD_MspInit+0x70>)
 800f20c:	4293      	cmp	r3, r2
 800f20e:	d122      	bne.n	800f256 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f210:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f214:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800f216:	2300      	movs	r3, #0
 800f218:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f21a:	f107 030c 	add.w	r3, r7, #12
 800f21e:	4618      	mov	r0, r3
 800f220:	f7fa fd68 	bl	8009cf4 <HAL_RCCEx_PeriphCLKConfig>
 800f224:	4603      	mov	r3, r0
 800f226:	2b00      	cmp	r3, #0
 800f228:	d001      	beq.n	800f22e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800f22a:	f7f2 fc8b 	bl	8001b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800f22e:	4b0d      	ldr	r3, [pc, #52]	@ (800f264 <HAL_PCD_MspInit+0x74>)
 800f230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f232:	4a0c      	ldr	r2, [pc, #48]	@ (800f264 <HAL_PCD_MspInit+0x74>)
 800f234:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f238:	6593      	str	r3, [r2, #88]	@ 0x58
 800f23a:	4b0a      	ldr	r3, [pc, #40]	@ (800f264 <HAL_PCD_MspInit+0x74>)
 800f23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f23e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f242:	60bb      	str	r3, [r7, #8]
 800f244:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800f246:	2200      	movs	r2, #0
 800f248:	2100      	movs	r1, #0
 800f24a:	2014      	movs	r0, #20
 800f24c:	f7f5 fc15 	bl	8004a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800f250:	2014      	movs	r0, #20
 800f252:	f7f5 fc2c 	bl	8004aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800f256:	bf00      	nop
 800f258:	3750      	adds	r7, #80	@ 0x50
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bd80      	pop	{r7, pc}
 800f25e:	bf00      	nop
 800f260:	40005c00 	.word	0x40005c00
 800f264:	40021000 	.word	0x40021000

0800f268 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b082      	sub	sp, #8
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800f27c:	4619      	mov	r1, r3
 800f27e:	4610      	mov	r0, r2
 800f280:	f7fe fd10 	bl	800dca4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800f284:	bf00      	nop
 800f286:	3708      	adds	r7, #8
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}

0800f28c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b082      	sub	sp, #8
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
 800f294:	460b      	mov	r3, r1
 800f296:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800f29e:	78fa      	ldrb	r2, [r7, #3]
 800f2a0:	6879      	ldr	r1, [r7, #4]
 800f2a2:	4613      	mov	r3, r2
 800f2a4:	009b      	lsls	r3, r3, #2
 800f2a6:	4413      	add	r3, r2
 800f2a8:	00db      	lsls	r3, r3, #3
 800f2aa:	440b      	add	r3, r1
 800f2ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f2b0:	681a      	ldr	r2, [r3, #0]
 800f2b2:	78fb      	ldrb	r3, [r7, #3]
 800f2b4:	4619      	mov	r1, r3
 800f2b6:	f7fe fd4a 	bl	800dd4e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800f2ba:	bf00      	nop
 800f2bc:	3708      	adds	r7, #8
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}

0800f2c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2c2:	b580      	push	{r7, lr}
 800f2c4:	b082      	sub	sp, #8
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	6078      	str	r0, [r7, #4]
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800f2d4:	78fa      	ldrb	r2, [r7, #3]
 800f2d6:	6879      	ldr	r1, [r7, #4]
 800f2d8:	4613      	mov	r3, r2
 800f2da:	009b      	lsls	r3, r3, #2
 800f2dc:	4413      	add	r3, r2
 800f2de:	00db      	lsls	r3, r3, #3
 800f2e0:	440b      	add	r3, r1
 800f2e2:	3324      	adds	r3, #36	@ 0x24
 800f2e4:	681a      	ldr	r2, [r3, #0]
 800f2e6:	78fb      	ldrb	r3, [r7, #3]
 800f2e8:	4619      	mov	r1, r3
 800f2ea:	f7fe fd93 	bl	800de14 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800f2ee:	bf00      	nop
 800f2f0:	3708      	adds	r7, #8
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bd80      	pop	{r7, pc}

0800f2f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2f6:	b580      	push	{r7, lr}
 800f2f8:	b082      	sub	sp, #8
 800f2fa:	af00      	add	r7, sp, #0
 800f2fc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f304:	4618      	mov	r0, r3
 800f306:	f7fe fea7 	bl	800e058 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800f30a:	bf00      	nop
 800f30c:	3708      	adds	r7, #8
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}

0800f312 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f312:	b580      	push	{r7, lr}
 800f314:	b084      	sub	sp, #16
 800f316:	af00      	add	r7, sp, #0
 800f318:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f31a:	2301      	movs	r3, #1
 800f31c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	795b      	ldrb	r3, [r3, #5]
 800f322:	2b02      	cmp	r3, #2
 800f324:	d001      	beq.n	800f32a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f326:	f7f2 fc0d 	bl	8001b44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f330:	7bfa      	ldrb	r2, [r7, #15]
 800f332:	4611      	mov	r1, r2
 800f334:	4618      	mov	r0, r3
 800f336:	f7fe fe51 	bl	800dfdc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f340:	4618      	mov	r0, r3
 800f342:	f7fe fdfd 	bl	800df40 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800f346:	bf00      	nop
 800f348:	3710      	adds	r7, #16
 800f34a:	46bd      	mov	sp, r7
 800f34c:	bd80      	pop	{r7, pc}
	...

0800f350 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f35e:	4618      	mov	r0, r3
 800f360:	f7fe fe4c 	bl	800dffc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	7a5b      	ldrb	r3, [r3, #9]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d005      	beq.n	800f378 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f36c:	4b04      	ldr	r3, [pc, #16]	@ (800f380 <HAL_PCD_SuspendCallback+0x30>)
 800f36e:	691b      	ldr	r3, [r3, #16]
 800f370:	4a03      	ldr	r2, [pc, #12]	@ (800f380 <HAL_PCD_SuspendCallback+0x30>)
 800f372:	f043 0306 	orr.w	r3, r3, #6
 800f376:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800f378:	bf00      	nop
 800f37a:	3708      	adds	r7, #8
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}
 800f380:	e000ed00 	.word	0xe000ed00

0800f384 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f384:	b580      	push	{r7, lr}
 800f386:	b082      	sub	sp, #8
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	7a5b      	ldrb	r3, [r3, #9]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d007      	beq.n	800f3a4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f394:	4b08      	ldr	r3, [pc, #32]	@ (800f3b8 <HAL_PCD_ResumeCallback+0x34>)
 800f396:	691b      	ldr	r3, [r3, #16]
 800f398:	4a07      	ldr	r2, [pc, #28]	@ (800f3b8 <HAL_PCD_ResumeCallback+0x34>)
 800f39a:	f023 0306 	bic.w	r3, r3, #6
 800f39e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800f3a0:	f000 f9f8 	bl	800f794 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7fe fe3c 	bl	800e028 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800f3b0:	bf00      	nop
 800f3b2:	3708      	adds	r7, #8
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}
 800f3b8:	e000ed00 	.word	0xe000ed00

0800f3bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b082      	sub	sp, #8
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800f3c4:	4a2b      	ldr	r2, [pc, #172]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	4a29      	ldr	r2, [pc, #164]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3d0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800f3d4:	4b27      	ldr	r3, [pc, #156]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3d6:	4a28      	ldr	r2, [pc, #160]	@ (800f478 <USBD_LL_Init+0xbc>)
 800f3d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800f3da:	4b26      	ldr	r3, [pc, #152]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3dc:	2208      	movs	r2, #8
 800f3de:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800f3e0:	4b24      	ldr	r3, [pc, #144]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3e2:	2202      	movs	r2, #2
 800f3e4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f3e6:	4b23      	ldr	r3, [pc, #140]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3e8:	2202      	movs	r2, #2
 800f3ea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800f3ec:	4b21      	ldr	r3, [pc, #132]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800f3f2:	4b20      	ldr	r3, [pc, #128]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800f3f8:	4b1e      	ldr	r3, [pc, #120]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800f3fe:	4b1d      	ldr	r3, [pc, #116]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f400:	2200      	movs	r2, #0
 800f402:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800f404:	481b      	ldr	r0, [pc, #108]	@ (800f474 <USBD_LL_Init+0xb8>)
 800f406:	f7f8 f991 	bl	800772c <HAL_PCD_Init>
 800f40a:	4603      	mov	r3, r0
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d001      	beq.n	800f414 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800f410:	f7f2 fb98 	bl	8001b44 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f41a:	2318      	movs	r3, #24
 800f41c:	2200      	movs	r2, #0
 800f41e:	2100      	movs	r1, #0
 800f420:	f7f9 fe18 	bl	8009054 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f42a:	2358      	movs	r3, #88	@ 0x58
 800f42c:	2200      	movs	r2, #0
 800f42e:	2180      	movs	r1, #128	@ 0x80
 800f430:	f7f9 fe10 	bl	8009054 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f43a:	23c0      	movs	r3, #192	@ 0xc0
 800f43c:	2200      	movs	r2, #0
 800f43e:	2181      	movs	r1, #129	@ 0x81
 800f440:	f7f9 fe08 	bl	8009054 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f44a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800f44e:	2200      	movs	r2, #0
 800f450:	2101      	movs	r1, #1
 800f452:	f7f9 fdff 	bl	8009054 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f45c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f460:	2200      	movs	r2, #0
 800f462:	2182      	movs	r1, #130	@ 0x82
 800f464:	f7f9 fdf6 	bl	8009054 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800f468:	2300      	movs	r3, #0
}
 800f46a:	4618      	mov	r0, r3
 800f46c:	3708      	adds	r7, #8
 800f46e:	46bd      	mov	sp, r7
 800f470:	bd80      	pop	{r7, pc}
 800f472:	bf00      	nop
 800f474:	20001544 	.word	0x20001544
 800f478:	40005c00 	.word	0x40005c00

0800f47c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b084      	sub	sp, #16
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f484:	2300      	movs	r3, #0
 800f486:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f488:	2300      	movs	r3, #0
 800f48a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f492:	4618      	mov	r0, r3
 800f494:	f7f8 fa18 	bl	80078c8 <HAL_PCD_Start>
 800f498:	4603      	mov	r3, r0
 800f49a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f49c:	7bfb      	ldrb	r3, [r7, #15]
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f000 f97e 	bl	800f7a0 <USBD_Get_USB_Status>
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	3710      	adds	r7, #16
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	bd80      	pop	{r7, pc}

0800f4b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f4b2:	b580      	push	{r7, lr}
 800f4b4:	b084      	sub	sp, #16
 800f4b6:	af00      	add	r7, sp, #0
 800f4b8:	6078      	str	r0, [r7, #4]
 800f4ba:	4608      	mov	r0, r1
 800f4bc:	4611      	mov	r1, r2
 800f4be:	461a      	mov	r2, r3
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	70fb      	strb	r3, [r7, #3]
 800f4c4:	460b      	mov	r3, r1
 800f4c6:	70bb      	strb	r3, [r7, #2]
 800f4c8:	4613      	mov	r3, r2
 800f4ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f4da:	78bb      	ldrb	r3, [r7, #2]
 800f4dc:	883a      	ldrh	r2, [r7, #0]
 800f4de:	78f9      	ldrb	r1, [r7, #3]
 800f4e0:	f7f8 fb5f 	bl	8007ba2 <HAL_PCD_EP_Open>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4e8:	7bfb      	ldrb	r3, [r7, #15]
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f000 f958 	bl	800f7a0 <USBD_Get_USB_Status>
 800f4f0:	4603      	mov	r3, r0
 800f4f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4f6:	4618      	mov	r0, r3
 800f4f8:	3710      	adds	r7, #16
 800f4fa:	46bd      	mov	sp, r7
 800f4fc:	bd80      	pop	{r7, pc}

0800f4fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f4fe:	b580      	push	{r7, lr}
 800f500:	b084      	sub	sp, #16
 800f502:	af00      	add	r7, sp, #0
 800f504:	6078      	str	r0, [r7, #4]
 800f506:	460b      	mov	r3, r1
 800f508:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f50a:	2300      	movs	r3, #0
 800f50c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f50e:	2300      	movs	r3, #0
 800f510:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f518:	78fa      	ldrb	r2, [r7, #3]
 800f51a:	4611      	mov	r1, r2
 800f51c:	4618      	mov	r0, r3
 800f51e:	f7f8 fb9f 	bl	8007c60 <HAL_PCD_EP_Close>
 800f522:	4603      	mov	r3, r0
 800f524:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f526:	7bfb      	ldrb	r3, [r7, #15]
 800f528:	4618      	mov	r0, r3
 800f52a:	f000 f939 	bl	800f7a0 <USBD_Get_USB_Status>
 800f52e:	4603      	mov	r3, r0
 800f530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f532:	7bbb      	ldrb	r3, [r7, #14]
}
 800f534:	4618      	mov	r0, r3
 800f536:	3710      	adds	r7, #16
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}

0800f53c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	b084      	sub	sp, #16
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
 800f544:	460b      	mov	r3, r1
 800f546:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f548:	2300      	movs	r3, #0
 800f54a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f54c:	2300      	movs	r3, #0
 800f54e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f556:	78fa      	ldrb	r2, [r7, #3]
 800f558:	4611      	mov	r1, r2
 800f55a:	4618      	mov	r0, r3
 800f55c:	f7f8 fc48 	bl	8007df0 <HAL_PCD_EP_SetStall>
 800f560:	4603      	mov	r3, r0
 800f562:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f564:	7bfb      	ldrb	r3, [r7, #15]
 800f566:	4618      	mov	r0, r3
 800f568:	f000 f91a 	bl	800f7a0 <USBD_Get_USB_Status>
 800f56c:	4603      	mov	r3, r0
 800f56e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f570:	7bbb      	ldrb	r3, [r7, #14]
}
 800f572:	4618      	mov	r0, r3
 800f574:	3710      	adds	r7, #16
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}

0800f57a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f57a:	b580      	push	{r7, lr}
 800f57c:	b084      	sub	sp, #16
 800f57e:	af00      	add	r7, sp, #0
 800f580:	6078      	str	r0, [r7, #4]
 800f582:	460b      	mov	r3, r1
 800f584:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f586:	2300      	movs	r3, #0
 800f588:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f58a:	2300      	movs	r3, #0
 800f58c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f594:	78fa      	ldrb	r2, [r7, #3]
 800f596:	4611      	mov	r1, r2
 800f598:	4618      	mov	r0, r3
 800f59a:	f7f8 fc7b 	bl	8007e94 <HAL_PCD_EP_ClrStall>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5a2:	7bfb      	ldrb	r3, [r7, #15]
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f000 f8fb 	bl	800f7a0 <USBD_Get_USB_Status>
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3710      	adds	r7, #16
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5b8:	b480      	push	{r7}
 800f5ba:	b085      	sub	sp, #20
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
 800f5c0:	460b      	mov	r3, r1
 800f5c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f5ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f5cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	da0b      	bge.n	800f5ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f5d4:	78fb      	ldrb	r3, [r7, #3]
 800f5d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f5da:	68f9      	ldr	r1, [r7, #12]
 800f5dc:	4613      	mov	r3, r2
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	4413      	add	r3, r2
 800f5e2:	00db      	lsls	r3, r3, #3
 800f5e4:	440b      	add	r3, r1
 800f5e6:	3312      	adds	r3, #18
 800f5e8:	781b      	ldrb	r3, [r3, #0]
 800f5ea:	e00b      	b.n	800f604 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f5ec:	78fb      	ldrb	r3, [r7, #3]
 800f5ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f5f2:	68f9      	ldr	r1, [r7, #12]
 800f5f4:	4613      	mov	r3, r2
 800f5f6:	009b      	lsls	r3, r3, #2
 800f5f8:	4413      	add	r3, r2
 800f5fa:	00db      	lsls	r3, r3, #3
 800f5fc:	440b      	add	r3, r1
 800f5fe:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800f602:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f604:	4618      	mov	r0, r3
 800f606:	3714      	adds	r7, #20
 800f608:	46bd      	mov	sp, r7
 800f60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60e:	4770      	bx	lr

0800f610 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b084      	sub	sp, #16
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
 800f618:	460b      	mov	r3, r1
 800f61a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f61c:	2300      	movs	r3, #0
 800f61e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f620:	2300      	movs	r3, #0
 800f622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f62a:	78fa      	ldrb	r2, [r7, #3]
 800f62c:	4611      	mov	r1, r2
 800f62e:	4618      	mov	r0, r3
 800f630:	f7f8 fa93 	bl	8007b5a <HAL_PCD_SetAddress>
 800f634:	4603      	mov	r3, r0
 800f636:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f638:	7bfb      	ldrb	r3, [r7, #15]
 800f63a:	4618      	mov	r0, r3
 800f63c:	f000 f8b0 	bl	800f7a0 <USBD_Get_USB_Status>
 800f640:	4603      	mov	r3, r0
 800f642:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f644:	7bbb      	ldrb	r3, [r7, #14]
}
 800f646:	4618      	mov	r0, r3
 800f648:	3710      	adds	r7, #16
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bd80      	pop	{r7, pc}

0800f64e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f64e:	b580      	push	{r7, lr}
 800f650:	b086      	sub	sp, #24
 800f652:	af00      	add	r7, sp, #0
 800f654:	60f8      	str	r0, [r7, #12]
 800f656:	607a      	str	r2, [r7, #4]
 800f658:	603b      	str	r3, [r7, #0]
 800f65a:	460b      	mov	r3, r1
 800f65c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f65e:	2300      	movs	r3, #0
 800f660:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f662:	2300      	movs	r3, #0
 800f664:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f66c:	7af9      	ldrb	r1, [r7, #11]
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	687a      	ldr	r2, [r7, #4]
 800f672:	f7f8 fb86 	bl	8007d82 <HAL_PCD_EP_Transmit>
 800f676:	4603      	mov	r3, r0
 800f678:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f67a:	7dfb      	ldrb	r3, [r7, #23]
 800f67c:	4618      	mov	r0, r3
 800f67e:	f000 f88f 	bl	800f7a0 <USBD_Get_USB_Status>
 800f682:	4603      	mov	r3, r0
 800f684:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f686:	7dbb      	ldrb	r3, [r7, #22]
}
 800f688:	4618      	mov	r0, r3
 800f68a:	3718      	adds	r7, #24
 800f68c:	46bd      	mov	sp, r7
 800f68e:	bd80      	pop	{r7, pc}

0800f690 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b086      	sub	sp, #24
 800f694:	af00      	add	r7, sp, #0
 800f696:	60f8      	str	r0, [r7, #12]
 800f698:	607a      	str	r2, [r7, #4]
 800f69a:	603b      	str	r3, [r7, #0]
 800f69c:	460b      	mov	r3, r1
 800f69e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800f6ae:	7af9      	ldrb	r1, [r7, #11]
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	687a      	ldr	r2, [r7, #4]
 800f6b4:	f7f8 fb1c 	bl	8007cf0 <HAL_PCD_EP_Receive>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6bc:	7dfb      	ldrb	r3, [r7, #23]
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f000 f86e 	bl	800f7a0 <USBD_Get_USB_Status>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6c8:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3718      	adds	r7, #24
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}

0800f6d2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f6d2:	b580      	push	{r7, lr}
 800f6d4:	b082      	sub	sp, #8
 800f6d6:	af00      	add	r7, sp, #0
 800f6d8:	6078      	str	r0, [r7, #4]
 800f6da:	460b      	mov	r3, r1
 800f6dc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f6e4:	78fa      	ldrb	r2, [r7, #3]
 800f6e6:	4611      	mov	r1, r2
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f7f8 fb32 	bl	8007d52 <HAL_PCD_EP_GetRxCount>
 800f6ee:	4603      	mov	r3, r0
}
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	3708      	adds	r7, #8
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	bd80      	pop	{r7, pc}

0800f6f8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b082      	sub	sp, #8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
 800f700:	460b      	mov	r3, r1
 800f702:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800f704:	78fb      	ldrb	r3, [r7, #3]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d002      	beq.n	800f710 <HAL_PCDEx_LPM_Callback+0x18>
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d013      	beq.n	800f736 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800f70e:	e023      	b.n	800f758 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	7a5b      	ldrb	r3, [r3, #9]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d007      	beq.n	800f728 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800f718:	f000 f83c 	bl	800f794 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f71c:	4b10      	ldr	r3, [pc, #64]	@ (800f760 <HAL_PCDEx_LPM_Callback+0x68>)
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	4a0f      	ldr	r2, [pc, #60]	@ (800f760 <HAL_PCDEx_LPM_Callback+0x68>)
 800f722:	f023 0306 	bic.w	r3, r3, #6
 800f726:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f72e:	4618      	mov	r0, r3
 800f730:	f7fe fc7a 	bl	800e028 <USBD_LL_Resume>
    break;
 800f734:	e010      	b.n	800f758 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f73c:	4618      	mov	r0, r3
 800f73e:	f7fe fc5d 	bl	800dffc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	7a5b      	ldrb	r3, [r3, #9]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d005      	beq.n	800f756 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f74a:	4b05      	ldr	r3, [pc, #20]	@ (800f760 <HAL_PCDEx_LPM_Callback+0x68>)
 800f74c:	691b      	ldr	r3, [r3, #16]
 800f74e:	4a04      	ldr	r2, [pc, #16]	@ (800f760 <HAL_PCDEx_LPM_Callback+0x68>)
 800f750:	f043 0306 	orr.w	r3, r3, #6
 800f754:	6113      	str	r3, [r2, #16]
    break;
 800f756:	bf00      	nop
}
 800f758:	bf00      	nop
 800f75a:	3708      	adds	r7, #8
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}
 800f760:	e000ed00 	.word	0xe000ed00

0800f764 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f76c:	4b03      	ldr	r3, [pc, #12]	@ (800f77c <USBD_static_malloc+0x18>)
}
 800f76e:	4618      	mov	r0, r3
 800f770:	370c      	adds	r7, #12
 800f772:	46bd      	mov	sp, r7
 800f774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f778:	4770      	bx	lr
 800f77a:	bf00      	nop
 800f77c:	20001820 	.word	0x20001820

0800f780 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f780:	b480      	push	{r7}
 800f782:	b083      	sub	sp, #12
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]

}
 800f788:	bf00      	nop
 800f78a:	370c      	adds	r7, #12
 800f78c:	46bd      	mov	sp, r7
 800f78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f792:	4770      	bx	lr

0800f794 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f794:	b580      	push	{r7, lr}
 800f796:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800f798:	f7f1 fd09 	bl	80011ae <SystemClock_Config>
}
 800f79c:	bf00      	nop
 800f79e:	bd80      	pop	{r7, pc}

0800f7a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f7a0:	b480      	push	{r7}
 800f7a2:	b085      	sub	sp, #20
 800f7a4:	af00      	add	r7, sp, #0
 800f7a6:	4603      	mov	r3, r0
 800f7a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f7ae:	79fb      	ldrb	r3, [r7, #7]
 800f7b0:	2b03      	cmp	r3, #3
 800f7b2:	d817      	bhi.n	800f7e4 <USBD_Get_USB_Status+0x44>
 800f7b4:	a201      	add	r2, pc, #4	@ (adr r2, 800f7bc <USBD_Get_USB_Status+0x1c>)
 800f7b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ba:	bf00      	nop
 800f7bc:	0800f7cd 	.word	0x0800f7cd
 800f7c0:	0800f7d3 	.word	0x0800f7d3
 800f7c4:	0800f7d9 	.word	0x0800f7d9
 800f7c8:	0800f7df 	.word	0x0800f7df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	73fb      	strb	r3, [r7, #15]
    break;
 800f7d0:	e00b      	b.n	800f7ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f7d2:	2303      	movs	r3, #3
 800f7d4:	73fb      	strb	r3, [r7, #15]
    break;
 800f7d6:	e008      	b.n	800f7ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f7d8:	2301      	movs	r3, #1
 800f7da:	73fb      	strb	r3, [r7, #15]
    break;
 800f7dc:	e005      	b.n	800f7ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f7de:	2303      	movs	r3, #3
 800f7e0:	73fb      	strb	r3, [r7, #15]
    break;
 800f7e2:	e002      	b.n	800f7ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f7e4:	2303      	movs	r3, #3
 800f7e6:	73fb      	strb	r3, [r7, #15]
    break;
 800f7e8:	bf00      	nop
  }
  return usb_status;
 800f7ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	3714      	adds	r7, #20
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f6:	4770      	bx	lr

0800f7f8 <__sflush_r>:
 800f7f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f800:	0716      	lsls	r6, r2, #28
 800f802:	4605      	mov	r5, r0
 800f804:	460c      	mov	r4, r1
 800f806:	d454      	bmi.n	800f8b2 <__sflush_r+0xba>
 800f808:	684b      	ldr	r3, [r1, #4]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	dc02      	bgt.n	800f814 <__sflush_r+0x1c>
 800f80e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f810:	2b00      	cmp	r3, #0
 800f812:	dd48      	ble.n	800f8a6 <__sflush_r+0xae>
 800f814:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f816:	2e00      	cmp	r6, #0
 800f818:	d045      	beq.n	800f8a6 <__sflush_r+0xae>
 800f81a:	2300      	movs	r3, #0
 800f81c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f820:	682f      	ldr	r7, [r5, #0]
 800f822:	6a21      	ldr	r1, [r4, #32]
 800f824:	602b      	str	r3, [r5, #0]
 800f826:	d030      	beq.n	800f88a <__sflush_r+0x92>
 800f828:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f82a:	89a3      	ldrh	r3, [r4, #12]
 800f82c:	0759      	lsls	r1, r3, #29
 800f82e:	d505      	bpl.n	800f83c <__sflush_r+0x44>
 800f830:	6863      	ldr	r3, [r4, #4]
 800f832:	1ad2      	subs	r2, r2, r3
 800f834:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f836:	b10b      	cbz	r3, 800f83c <__sflush_r+0x44>
 800f838:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f83a:	1ad2      	subs	r2, r2, r3
 800f83c:	2300      	movs	r3, #0
 800f83e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f840:	6a21      	ldr	r1, [r4, #32]
 800f842:	4628      	mov	r0, r5
 800f844:	47b0      	blx	r6
 800f846:	1c43      	adds	r3, r0, #1
 800f848:	89a3      	ldrh	r3, [r4, #12]
 800f84a:	d106      	bne.n	800f85a <__sflush_r+0x62>
 800f84c:	6829      	ldr	r1, [r5, #0]
 800f84e:	291d      	cmp	r1, #29
 800f850:	d82b      	bhi.n	800f8aa <__sflush_r+0xb2>
 800f852:	4a2a      	ldr	r2, [pc, #168]	@ (800f8fc <__sflush_r+0x104>)
 800f854:	40ca      	lsrs	r2, r1
 800f856:	07d6      	lsls	r6, r2, #31
 800f858:	d527      	bpl.n	800f8aa <__sflush_r+0xb2>
 800f85a:	2200      	movs	r2, #0
 800f85c:	6062      	str	r2, [r4, #4]
 800f85e:	04d9      	lsls	r1, r3, #19
 800f860:	6922      	ldr	r2, [r4, #16]
 800f862:	6022      	str	r2, [r4, #0]
 800f864:	d504      	bpl.n	800f870 <__sflush_r+0x78>
 800f866:	1c42      	adds	r2, r0, #1
 800f868:	d101      	bne.n	800f86e <__sflush_r+0x76>
 800f86a:	682b      	ldr	r3, [r5, #0]
 800f86c:	b903      	cbnz	r3, 800f870 <__sflush_r+0x78>
 800f86e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f870:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f872:	602f      	str	r7, [r5, #0]
 800f874:	b1b9      	cbz	r1, 800f8a6 <__sflush_r+0xae>
 800f876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f87a:	4299      	cmp	r1, r3
 800f87c:	d002      	beq.n	800f884 <__sflush_r+0x8c>
 800f87e:	4628      	mov	r0, r5
 800f880:	f000 fb00 	bl	800fe84 <_free_r>
 800f884:	2300      	movs	r3, #0
 800f886:	6363      	str	r3, [r4, #52]	@ 0x34
 800f888:	e00d      	b.n	800f8a6 <__sflush_r+0xae>
 800f88a:	2301      	movs	r3, #1
 800f88c:	4628      	mov	r0, r5
 800f88e:	47b0      	blx	r6
 800f890:	4602      	mov	r2, r0
 800f892:	1c50      	adds	r0, r2, #1
 800f894:	d1c9      	bne.n	800f82a <__sflush_r+0x32>
 800f896:	682b      	ldr	r3, [r5, #0]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d0c6      	beq.n	800f82a <__sflush_r+0x32>
 800f89c:	2b1d      	cmp	r3, #29
 800f89e:	d001      	beq.n	800f8a4 <__sflush_r+0xac>
 800f8a0:	2b16      	cmp	r3, #22
 800f8a2:	d11e      	bne.n	800f8e2 <__sflush_r+0xea>
 800f8a4:	602f      	str	r7, [r5, #0]
 800f8a6:	2000      	movs	r0, #0
 800f8a8:	e022      	b.n	800f8f0 <__sflush_r+0xf8>
 800f8aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8ae:	b21b      	sxth	r3, r3
 800f8b0:	e01b      	b.n	800f8ea <__sflush_r+0xf2>
 800f8b2:	690f      	ldr	r7, [r1, #16]
 800f8b4:	2f00      	cmp	r7, #0
 800f8b6:	d0f6      	beq.n	800f8a6 <__sflush_r+0xae>
 800f8b8:	0793      	lsls	r3, r2, #30
 800f8ba:	680e      	ldr	r6, [r1, #0]
 800f8bc:	bf08      	it	eq
 800f8be:	694b      	ldreq	r3, [r1, #20]
 800f8c0:	600f      	str	r7, [r1, #0]
 800f8c2:	bf18      	it	ne
 800f8c4:	2300      	movne	r3, #0
 800f8c6:	eba6 0807 	sub.w	r8, r6, r7
 800f8ca:	608b      	str	r3, [r1, #8]
 800f8cc:	f1b8 0f00 	cmp.w	r8, #0
 800f8d0:	dde9      	ble.n	800f8a6 <__sflush_r+0xae>
 800f8d2:	6a21      	ldr	r1, [r4, #32]
 800f8d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f8d6:	4643      	mov	r3, r8
 800f8d8:	463a      	mov	r2, r7
 800f8da:	4628      	mov	r0, r5
 800f8dc:	47b0      	blx	r6
 800f8de:	2800      	cmp	r0, #0
 800f8e0:	dc08      	bgt.n	800f8f4 <__sflush_r+0xfc>
 800f8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8ea:	81a3      	strh	r3, [r4, #12]
 800f8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8f4:	4407      	add	r7, r0
 800f8f6:	eba8 0800 	sub.w	r8, r8, r0
 800f8fa:	e7e7      	b.n	800f8cc <__sflush_r+0xd4>
 800f8fc:	20400001 	.word	0x20400001

0800f900 <_fflush_r>:
 800f900:	b538      	push	{r3, r4, r5, lr}
 800f902:	690b      	ldr	r3, [r1, #16]
 800f904:	4605      	mov	r5, r0
 800f906:	460c      	mov	r4, r1
 800f908:	b913      	cbnz	r3, 800f910 <_fflush_r+0x10>
 800f90a:	2500      	movs	r5, #0
 800f90c:	4628      	mov	r0, r5
 800f90e:	bd38      	pop	{r3, r4, r5, pc}
 800f910:	b118      	cbz	r0, 800f91a <_fflush_r+0x1a>
 800f912:	6a03      	ldr	r3, [r0, #32]
 800f914:	b90b      	cbnz	r3, 800f91a <_fflush_r+0x1a>
 800f916:	f000 f8bb 	bl	800fa90 <__sinit>
 800f91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d0f3      	beq.n	800f90a <_fflush_r+0xa>
 800f922:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f924:	07d0      	lsls	r0, r2, #31
 800f926:	d404      	bmi.n	800f932 <_fflush_r+0x32>
 800f928:	0599      	lsls	r1, r3, #22
 800f92a:	d402      	bmi.n	800f932 <_fflush_r+0x32>
 800f92c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f92e:	f000 faa6 	bl	800fe7e <__retarget_lock_acquire_recursive>
 800f932:	4628      	mov	r0, r5
 800f934:	4621      	mov	r1, r4
 800f936:	f7ff ff5f 	bl	800f7f8 <__sflush_r>
 800f93a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f93c:	07da      	lsls	r2, r3, #31
 800f93e:	4605      	mov	r5, r0
 800f940:	d4e4      	bmi.n	800f90c <_fflush_r+0xc>
 800f942:	89a3      	ldrh	r3, [r4, #12]
 800f944:	059b      	lsls	r3, r3, #22
 800f946:	d4e1      	bmi.n	800f90c <_fflush_r+0xc>
 800f948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f94a:	f000 fa99 	bl	800fe80 <__retarget_lock_release_recursive>
 800f94e:	e7dd      	b.n	800f90c <_fflush_r+0xc>

0800f950 <fflush>:
 800f950:	4601      	mov	r1, r0
 800f952:	b920      	cbnz	r0, 800f95e <fflush+0xe>
 800f954:	4a04      	ldr	r2, [pc, #16]	@ (800f968 <fflush+0x18>)
 800f956:	4905      	ldr	r1, [pc, #20]	@ (800f96c <fflush+0x1c>)
 800f958:	4805      	ldr	r0, [pc, #20]	@ (800f970 <fflush+0x20>)
 800f95a:	f000 b8b1 	b.w	800fac0 <_fwalk_sglue>
 800f95e:	4b05      	ldr	r3, [pc, #20]	@ (800f974 <fflush+0x24>)
 800f960:	6818      	ldr	r0, [r3, #0]
 800f962:	f7ff bfcd 	b.w	800f900 <_fflush_r>
 800f966:	bf00      	nop
 800f968:	20000190 	.word	0x20000190
 800f96c:	0800f901 	.word	0x0800f901
 800f970:	200001a0 	.word	0x200001a0
 800f974:	2000019c 	.word	0x2000019c

0800f978 <std>:
 800f978:	2300      	movs	r3, #0
 800f97a:	b510      	push	{r4, lr}
 800f97c:	4604      	mov	r4, r0
 800f97e:	e9c0 3300 	strd	r3, r3, [r0]
 800f982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f986:	6083      	str	r3, [r0, #8]
 800f988:	8181      	strh	r1, [r0, #12]
 800f98a:	6643      	str	r3, [r0, #100]	@ 0x64
 800f98c:	81c2      	strh	r2, [r0, #14]
 800f98e:	6183      	str	r3, [r0, #24]
 800f990:	4619      	mov	r1, r3
 800f992:	2208      	movs	r2, #8
 800f994:	305c      	adds	r0, #92	@ 0x5c
 800f996:	f000 f9f9 	bl	800fd8c <memset>
 800f99a:	4b0d      	ldr	r3, [pc, #52]	@ (800f9d0 <std+0x58>)
 800f99c:	6263      	str	r3, [r4, #36]	@ 0x24
 800f99e:	4b0d      	ldr	r3, [pc, #52]	@ (800f9d4 <std+0x5c>)
 800f9a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f9a2:	4b0d      	ldr	r3, [pc, #52]	@ (800f9d8 <std+0x60>)
 800f9a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f9a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f9dc <std+0x64>)
 800f9a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800f9aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f9e0 <std+0x68>)
 800f9ac:	6224      	str	r4, [r4, #32]
 800f9ae:	429c      	cmp	r4, r3
 800f9b0:	d006      	beq.n	800f9c0 <std+0x48>
 800f9b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f9b6:	4294      	cmp	r4, r2
 800f9b8:	d002      	beq.n	800f9c0 <std+0x48>
 800f9ba:	33d0      	adds	r3, #208	@ 0xd0
 800f9bc:	429c      	cmp	r4, r3
 800f9be:	d105      	bne.n	800f9cc <std+0x54>
 800f9c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f9c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9c8:	f000 ba58 	b.w	800fe7c <__retarget_lock_init_recursive>
 800f9cc:	bd10      	pop	{r4, pc}
 800f9ce:	bf00      	nop
 800f9d0:	0800fbdd 	.word	0x0800fbdd
 800f9d4:	0800fbff 	.word	0x0800fbff
 800f9d8:	0800fc37 	.word	0x0800fc37
 800f9dc:	0800fc5b 	.word	0x0800fc5b
 800f9e0:	20001a40 	.word	0x20001a40

0800f9e4 <stdio_exit_handler>:
 800f9e4:	4a02      	ldr	r2, [pc, #8]	@ (800f9f0 <stdio_exit_handler+0xc>)
 800f9e6:	4903      	ldr	r1, [pc, #12]	@ (800f9f4 <stdio_exit_handler+0x10>)
 800f9e8:	4803      	ldr	r0, [pc, #12]	@ (800f9f8 <stdio_exit_handler+0x14>)
 800f9ea:	f000 b869 	b.w	800fac0 <_fwalk_sglue>
 800f9ee:	bf00      	nop
 800f9f0:	20000190 	.word	0x20000190
 800f9f4:	0800f901 	.word	0x0800f901
 800f9f8:	200001a0 	.word	0x200001a0

0800f9fc <cleanup_stdio>:
 800f9fc:	6841      	ldr	r1, [r0, #4]
 800f9fe:	4b0c      	ldr	r3, [pc, #48]	@ (800fa30 <cleanup_stdio+0x34>)
 800fa00:	4299      	cmp	r1, r3
 800fa02:	b510      	push	{r4, lr}
 800fa04:	4604      	mov	r4, r0
 800fa06:	d001      	beq.n	800fa0c <cleanup_stdio+0x10>
 800fa08:	f7ff ff7a 	bl	800f900 <_fflush_r>
 800fa0c:	68a1      	ldr	r1, [r4, #8]
 800fa0e:	4b09      	ldr	r3, [pc, #36]	@ (800fa34 <cleanup_stdio+0x38>)
 800fa10:	4299      	cmp	r1, r3
 800fa12:	d002      	beq.n	800fa1a <cleanup_stdio+0x1e>
 800fa14:	4620      	mov	r0, r4
 800fa16:	f7ff ff73 	bl	800f900 <_fflush_r>
 800fa1a:	68e1      	ldr	r1, [r4, #12]
 800fa1c:	4b06      	ldr	r3, [pc, #24]	@ (800fa38 <cleanup_stdio+0x3c>)
 800fa1e:	4299      	cmp	r1, r3
 800fa20:	d004      	beq.n	800fa2c <cleanup_stdio+0x30>
 800fa22:	4620      	mov	r0, r4
 800fa24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa28:	f7ff bf6a 	b.w	800f900 <_fflush_r>
 800fa2c:	bd10      	pop	{r4, pc}
 800fa2e:	bf00      	nop
 800fa30:	20001a40 	.word	0x20001a40
 800fa34:	20001aa8 	.word	0x20001aa8
 800fa38:	20001b10 	.word	0x20001b10

0800fa3c <global_stdio_init.part.0>:
 800fa3c:	b510      	push	{r4, lr}
 800fa3e:	4b0b      	ldr	r3, [pc, #44]	@ (800fa6c <global_stdio_init.part.0+0x30>)
 800fa40:	4c0b      	ldr	r4, [pc, #44]	@ (800fa70 <global_stdio_init.part.0+0x34>)
 800fa42:	4a0c      	ldr	r2, [pc, #48]	@ (800fa74 <global_stdio_init.part.0+0x38>)
 800fa44:	601a      	str	r2, [r3, #0]
 800fa46:	4620      	mov	r0, r4
 800fa48:	2200      	movs	r2, #0
 800fa4a:	2104      	movs	r1, #4
 800fa4c:	f7ff ff94 	bl	800f978 <std>
 800fa50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fa54:	2201      	movs	r2, #1
 800fa56:	2109      	movs	r1, #9
 800fa58:	f7ff ff8e 	bl	800f978 <std>
 800fa5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fa60:	2202      	movs	r2, #2
 800fa62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa66:	2112      	movs	r1, #18
 800fa68:	f7ff bf86 	b.w	800f978 <std>
 800fa6c:	20001b78 	.word	0x20001b78
 800fa70:	20001a40 	.word	0x20001a40
 800fa74:	0800f9e5 	.word	0x0800f9e5

0800fa78 <__sfp_lock_acquire>:
 800fa78:	4801      	ldr	r0, [pc, #4]	@ (800fa80 <__sfp_lock_acquire+0x8>)
 800fa7a:	f000 ba00 	b.w	800fe7e <__retarget_lock_acquire_recursive>
 800fa7e:	bf00      	nop
 800fa80:	20001b81 	.word	0x20001b81

0800fa84 <__sfp_lock_release>:
 800fa84:	4801      	ldr	r0, [pc, #4]	@ (800fa8c <__sfp_lock_release+0x8>)
 800fa86:	f000 b9fb 	b.w	800fe80 <__retarget_lock_release_recursive>
 800fa8a:	bf00      	nop
 800fa8c:	20001b81 	.word	0x20001b81

0800fa90 <__sinit>:
 800fa90:	b510      	push	{r4, lr}
 800fa92:	4604      	mov	r4, r0
 800fa94:	f7ff fff0 	bl	800fa78 <__sfp_lock_acquire>
 800fa98:	6a23      	ldr	r3, [r4, #32]
 800fa9a:	b11b      	cbz	r3, 800faa4 <__sinit+0x14>
 800fa9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800faa0:	f7ff bff0 	b.w	800fa84 <__sfp_lock_release>
 800faa4:	4b04      	ldr	r3, [pc, #16]	@ (800fab8 <__sinit+0x28>)
 800faa6:	6223      	str	r3, [r4, #32]
 800faa8:	4b04      	ldr	r3, [pc, #16]	@ (800fabc <__sinit+0x2c>)
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d1f5      	bne.n	800fa9c <__sinit+0xc>
 800fab0:	f7ff ffc4 	bl	800fa3c <global_stdio_init.part.0>
 800fab4:	e7f2      	b.n	800fa9c <__sinit+0xc>
 800fab6:	bf00      	nop
 800fab8:	0800f9fd 	.word	0x0800f9fd
 800fabc:	20001b78 	.word	0x20001b78

0800fac0 <_fwalk_sglue>:
 800fac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fac4:	4607      	mov	r7, r0
 800fac6:	4688      	mov	r8, r1
 800fac8:	4614      	mov	r4, r2
 800faca:	2600      	movs	r6, #0
 800facc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fad0:	f1b9 0901 	subs.w	r9, r9, #1
 800fad4:	d505      	bpl.n	800fae2 <_fwalk_sglue+0x22>
 800fad6:	6824      	ldr	r4, [r4, #0]
 800fad8:	2c00      	cmp	r4, #0
 800fada:	d1f7      	bne.n	800facc <_fwalk_sglue+0xc>
 800fadc:	4630      	mov	r0, r6
 800fade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fae2:	89ab      	ldrh	r3, [r5, #12]
 800fae4:	2b01      	cmp	r3, #1
 800fae6:	d907      	bls.n	800faf8 <_fwalk_sglue+0x38>
 800fae8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800faec:	3301      	adds	r3, #1
 800faee:	d003      	beq.n	800faf8 <_fwalk_sglue+0x38>
 800faf0:	4629      	mov	r1, r5
 800faf2:	4638      	mov	r0, r7
 800faf4:	47c0      	blx	r8
 800faf6:	4306      	orrs	r6, r0
 800faf8:	3568      	adds	r5, #104	@ 0x68
 800fafa:	e7e9      	b.n	800fad0 <_fwalk_sglue+0x10>

0800fafc <iprintf>:
 800fafc:	b40f      	push	{r0, r1, r2, r3}
 800fafe:	b507      	push	{r0, r1, r2, lr}
 800fb00:	4906      	ldr	r1, [pc, #24]	@ (800fb1c <iprintf+0x20>)
 800fb02:	ab04      	add	r3, sp, #16
 800fb04:	6808      	ldr	r0, [r1, #0]
 800fb06:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb0a:	6881      	ldr	r1, [r0, #8]
 800fb0c:	9301      	str	r3, [sp, #4]
 800fb0e:	f000 fadb 	bl	80100c8 <_vfiprintf_r>
 800fb12:	b003      	add	sp, #12
 800fb14:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb18:	b004      	add	sp, #16
 800fb1a:	4770      	bx	lr
 800fb1c:	2000019c 	.word	0x2000019c

0800fb20 <_puts_r>:
 800fb20:	6a03      	ldr	r3, [r0, #32]
 800fb22:	b570      	push	{r4, r5, r6, lr}
 800fb24:	6884      	ldr	r4, [r0, #8]
 800fb26:	4605      	mov	r5, r0
 800fb28:	460e      	mov	r6, r1
 800fb2a:	b90b      	cbnz	r3, 800fb30 <_puts_r+0x10>
 800fb2c:	f7ff ffb0 	bl	800fa90 <__sinit>
 800fb30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fb32:	07db      	lsls	r3, r3, #31
 800fb34:	d405      	bmi.n	800fb42 <_puts_r+0x22>
 800fb36:	89a3      	ldrh	r3, [r4, #12]
 800fb38:	0598      	lsls	r0, r3, #22
 800fb3a:	d402      	bmi.n	800fb42 <_puts_r+0x22>
 800fb3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fb3e:	f000 f99e 	bl	800fe7e <__retarget_lock_acquire_recursive>
 800fb42:	89a3      	ldrh	r3, [r4, #12]
 800fb44:	0719      	lsls	r1, r3, #28
 800fb46:	d502      	bpl.n	800fb4e <_puts_r+0x2e>
 800fb48:	6923      	ldr	r3, [r4, #16]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d135      	bne.n	800fbba <_puts_r+0x9a>
 800fb4e:	4621      	mov	r1, r4
 800fb50:	4628      	mov	r0, r5
 800fb52:	f000 f8c5 	bl	800fce0 <__swsetup_r>
 800fb56:	b380      	cbz	r0, 800fbba <_puts_r+0x9a>
 800fb58:	f04f 35ff 	mov.w	r5, #4294967295
 800fb5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fb5e:	07da      	lsls	r2, r3, #31
 800fb60:	d405      	bmi.n	800fb6e <_puts_r+0x4e>
 800fb62:	89a3      	ldrh	r3, [r4, #12]
 800fb64:	059b      	lsls	r3, r3, #22
 800fb66:	d402      	bmi.n	800fb6e <_puts_r+0x4e>
 800fb68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fb6a:	f000 f989 	bl	800fe80 <__retarget_lock_release_recursive>
 800fb6e:	4628      	mov	r0, r5
 800fb70:	bd70      	pop	{r4, r5, r6, pc}
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	da04      	bge.n	800fb80 <_puts_r+0x60>
 800fb76:	69a2      	ldr	r2, [r4, #24]
 800fb78:	429a      	cmp	r2, r3
 800fb7a:	dc17      	bgt.n	800fbac <_puts_r+0x8c>
 800fb7c:	290a      	cmp	r1, #10
 800fb7e:	d015      	beq.n	800fbac <_puts_r+0x8c>
 800fb80:	6823      	ldr	r3, [r4, #0]
 800fb82:	1c5a      	adds	r2, r3, #1
 800fb84:	6022      	str	r2, [r4, #0]
 800fb86:	7019      	strb	r1, [r3, #0]
 800fb88:	68a3      	ldr	r3, [r4, #8]
 800fb8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	60a3      	str	r3, [r4, #8]
 800fb92:	2900      	cmp	r1, #0
 800fb94:	d1ed      	bne.n	800fb72 <_puts_r+0x52>
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	da11      	bge.n	800fbbe <_puts_r+0x9e>
 800fb9a:	4622      	mov	r2, r4
 800fb9c:	210a      	movs	r1, #10
 800fb9e:	4628      	mov	r0, r5
 800fba0:	f000 f85f 	bl	800fc62 <__swbuf_r>
 800fba4:	3001      	adds	r0, #1
 800fba6:	d0d7      	beq.n	800fb58 <_puts_r+0x38>
 800fba8:	250a      	movs	r5, #10
 800fbaa:	e7d7      	b.n	800fb5c <_puts_r+0x3c>
 800fbac:	4622      	mov	r2, r4
 800fbae:	4628      	mov	r0, r5
 800fbb0:	f000 f857 	bl	800fc62 <__swbuf_r>
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	d1e7      	bne.n	800fb88 <_puts_r+0x68>
 800fbb8:	e7ce      	b.n	800fb58 <_puts_r+0x38>
 800fbba:	3e01      	subs	r6, #1
 800fbbc:	e7e4      	b.n	800fb88 <_puts_r+0x68>
 800fbbe:	6823      	ldr	r3, [r4, #0]
 800fbc0:	1c5a      	adds	r2, r3, #1
 800fbc2:	6022      	str	r2, [r4, #0]
 800fbc4:	220a      	movs	r2, #10
 800fbc6:	701a      	strb	r2, [r3, #0]
 800fbc8:	e7ee      	b.n	800fba8 <_puts_r+0x88>
	...

0800fbcc <puts>:
 800fbcc:	4b02      	ldr	r3, [pc, #8]	@ (800fbd8 <puts+0xc>)
 800fbce:	4601      	mov	r1, r0
 800fbd0:	6818      	ldr	r0, [r3, #0]
 800fbd2:	f7ff bfa5 	b.w	800fb20 <_puts_r>
 800fbd6:	bf00      	nop
 800fbd8:	2000019c 	.word	0x2000019c

0800fbdc <__sread>:
 800fbdc:	b510      	push	{r4, lr}
 800fbde:	460c      	mov	r4, r1
 800fbe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbe4:	f000 f8fc 	bl	800fde0 <_read_r>
 800fbe8:	2800      	cmp	r0, #0
 800fbea:	bfab      	itete	ge
 800fbec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fbee:	89a3      	ldrhlt	r3, [r4, #12]
 800fbf0:	181b      	addge	r3, r3, r0
 800fbf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fbf6:	bfac      	ite	ge
 800fbf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fbfa:	81a3      	strhlt	r3, [r4, #12]
 800fbfc:	bd10      	pop	{r4, pc}

0800fbfe <__swrite>:
 800fbfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc02:	461f      	mov	r7, r3
 800fc04:	898b      	ldrh	r3, [r1, #12]
 800fc06:	05db      	lsls	r3, r3, #23
 800fc08:	4605      	mov	r5, r0
 800fc0a:	460c      	mov	r4, r1
 800fc0c:	4616      	mov	r6, r2
 800fc0e:	d505      	bpl.n	800fc1c <__swrite+0x1e>
 800fc10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc14:	2302      	movs	r3, #2
 800fc16:	2200      	movs	r2, #0
 800fc18:	f000 f8d0 	bl	800fdbc <_lseek_r>
 800fc1c:	89a3      	ldrh	r3, [r4, #12]
 800fc1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fc26:	81a3      	strh	r3, [r4, #12]
 800fc28:	4632      	mov	r2, r6
 800fc2a:	463b      	mov	r3, r7
 800fc2c:	4628      	mov	r0, r5
 800fc2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc32:	f000 b8e7 	b.w	800fe04 <_write_r>

0800fc36 <__sseek>:
 800fc36:	b510      	push	{r4, lr}
 800fc38:	460c      	mov	r4, r1
 800fc3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc3e:	f000 f8bd 	bl	800fdbc <_lseek_r>
 800fc42:	1c43      	adds	r3, r0, #1
 800fc44:	89a3      	ldrh	r3, [r4, #12]
 800fc46:	bf15      	itete	ne
 800fc48:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fc4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fc4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fc52:	81a3      	strheq	r3, [r4, #12]
 800fc54:	bf18      	it	ne
 800fc56:	81a3      	strhne	r3, [r4, #12]
 800fc58:	bd10      	pop	{r4, pc}

0800fc5a <__sclose>:
 800fc5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc5e:	f000 b89d 	b.w	800fd9c <_close_r>

0800fc62 <__swbuf_r>:
 800fc62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc64:	460e      	mov	r6, r1
 800fc66:	4614      	mov	r4, r2
 800fc68:	4605      	mov	r5, r0
 800fc6a:	b118      	cbz	r0, 800fc74 <__swbuf_r+0x12>
 800fc6c:	6a03      	ldr	r3, [r0, #32]
 800fc6e:	b90b      	cbnz	r3, 800fc74 <__swbuf_r+0x12>
 800fc70:	f7ff ff0e 	bl	800fa90 <__sinit>
 800fc74:	69a3      	ldr	r3, [r4, #24]
 800fc76:	60a3      	str	r3, [r4, #8]
 800fc78:	89a3      	ldrh	r3, [r4, #12]
 800fc7a:	071a      	lsls	r2, r3, #28
 800fc7c:	d501      	bpl.n	800fc82 <__swbuf_r+0x20>
 800fc7e:	6923      	ldr	r3, [r4, #16]
 800fc80:	b943      	cbnz	r3, 800fc94 <__swbuf_r+0x32>
 800fc82:	4621      	mov	r1, r4
 800fc84:	4628      	mov	r0, r5
 800fc86:	f000 f82b 	bl	800fce0 <__swsetup_r>
 800fc8a:	b118      	cbz	r0, 800fc94 <__swbuf_r+0x32>
 800fc8c:	f04f 37ff 	mov.w	r7, #4294967295
 800fc90:	4638      	mov	r0, r7
 800fc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc94:	6823      	ldr	r3, [r4, #0]
 800fc96:	6922      	ldr	r2, [r4, #16]
 800fc98:	1a98      	subs	r0, r3, r2
 800fc9a:	6963      	ldr	r3, [r4, #20]
 800fc9c:	b2f6      	uxtb	r6, r6
 800fc9e:	4283      	cmp	r3, r0
 800fca0:	4637      	mov	r7, r6
 800fca2:	dc05      	bgt.n	800fcb0 <__swbuf_r+0x4e>
 800fca4:	4621      	mov	r1, r4
 800fca6:	4628      	mov	r0, r5
 800fca8:	f7ff fe2a 	bl	800f900 <_fflush_r>
 800fcac:	2800      	cmp	r0, #0
 800fcae:	d1ed      	bne.n	800fc8c <__swbuf_r+0x2a>
 800fcb0:	68a3      	ldr	r3, [r4, #8]
 800fcb2:	3b01      	subs	r3, #1
 800fcb4:	60a3      	str	r3, [r4, #8]
 800fcb6:	6823      	ldr	r3, [r4, #0]
 800fcb8:	1c5a      	adds	r2, r3, #1
 800fcba:	6022      	str	r2, [r4, #0]
 800fcbc:	701e      	strb	r6, [r3, #0]
 800fcbe:	6962      	ldr	r2, [r4, #20]
 800fcc0:	1c43      	adds	r3, r0, #1
 800fcc2:	429a      	cmp	r2, r3
 800fcc4:	d004      	beq.n	800fcd0 <__swbuf_r+0x6e>
 800fcc6:	89a3      	ldrh	r3, [r4, #12]
 800fcc8:	07db      	lsls	r3, r3, #31
 800fcca:	d5e1      	bpl.n	800fc90 <__swbuf_r+0x2e>
 800fccc:	2e0a      	cmp	r6, #10
 800fcce:	d1df      	bne.n	800fc90 <__swbuf_r+0x2e>
 800fcd0:	4621      	mov	r1, r4
 800fcd2:	4628      	mov	r0, r5
 800fcd4:	f7ff fe14 	bl	800f900 <_fflush_r>
 800fcd8:	2800      	cmp	r0, #0
 800fcda:	d0d9      	beq.n	800fc90 <__swbuf_r+0x2e>
 800fcdc:	e7d6      	b.n	800fc8c <__swbuf_r+0x2a>
	...

0800fce0 <__swsetup_r>:
 800fce0:	b538      	push	{r3, r4, r5, lr}
 800fce2:	4b29      	ldr	r3, [pc, #164]	@ (800fd88 <__swsetup_r+0xa8>)
 800fce4:	4605      	mov	r5, r0
 800fce6:	6818      	ldr	r0, [r3, #0]
 800fce8:	460c      	mov	r4, r1
 800fcea:	b118      	cbz	r0, 800fcf4 <__swsetup_r+0x14>
 800fcec:	6a03      	ldr	r3, [r0, #32]
 800fcee:	b90b      	cbnz	r3, 800fcf4 <__swsetup_r+0x14>
 800fcf0:	f7ff fece 	bl	800fa90 <__sinit>
 800fcf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcf8:	0719      	lsls	r1, r3, #28
 800fcfa:	d422      	bmi.n	800fd42 <__swsetup_r+0x62>
 800fcfc:	06da      	lsls	r2, r3, #27
 800fcfe:	d407      	bmi.n	800fd10 <__swsetup_r+0x30>
 800fd00:	2209      	movs	r2, #9
 800fd02:	602a      	str	r2, [r5, #0]
 800fd04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd08:	81a3      	strh	r3, [r4, #12]
 800fd0a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd0e:	e033      	b.n	800fd78 <__swsetup_r+0x98>
 800fd10:	0758      	lsls	r0, r3, #29
 800fd12:	d512      	bpl.n	800fd3a <__swsetup_r+0x5a>
 800fd14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd16:	b141      	cbz	r1, 800fd2a <__swsetup_r+0x4a>
 800fd18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd1c:	4299      	cmp	r1, r3
 800fd1e:	d002      	beq.n	800fd26 <__swsetup_r+0x46>
 800fd20:	4628      	mov	r0, r5
 800fd22:	f000 f8af 	bl	800fe84 <_free_r>
 800fd26:	2300      	movs	r3, #0
 800fd28:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd2a:	89a3      	ldrh	r3, [r4, #12]
 800fd2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fd30:	81a3      	strh	r3, [r4, #12]
 800fd32:	2300      	movs	r3, #0
 800fd34:	6063      	str	r3, [r4, #4]
 800fd36:	6923      	ldr	r3, [r4, #16]
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	89a3      	ldrh	r3, [r4, #12]
 800fd3c:	f043 0308 	orr.w	r3, r3, #8
 800fd40:	81a3      	strh	r3, [r4, #12]
 800fd42:	6923      	ldr	r3, [r4, #16]
 800fd44:	b94b      	cbnz	r3, 800fd5a <__swsetup_r+0x7a>
 800fd46:	89a3      	ldrh	r3, [r4, #12]
 800fd48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fd4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd50:	d003      	beq.n	800fd5a <__swsetup_r+0x7a>
 800fd52:	4621      	mov	r1, r4
 800fd54:	4628      	mov	r0, r5
 800fd56:	f000 fc81 	bl	801065c <__smakebuf_r>
 800fd5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd5e:	f013 0201 	ands.w	r2, r3, #1
 800fd62:	d00a      	beq.n	800fd7a <__swsetup_r+0x9a>
 800fd64:	2200      	movs	r2, #0
 800fd66:	60a2      	str	r2, [r4, #8]
 800fd68:	6962      	ldr	r2, [r4, #20]
 800fd6a:	4252      	negs	r2, r2
 800fd6c:	61a2      	str	r2, [r4, #24]
 800fd6e:	6922      	ldr	r2, [r4, #16]
 800fd70:	b942      	cbnz	r2, 800fd84 <__swsetup_r+0xa4>
 800fd72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd76:	d1c5      	bne.n	800fd04 <__swsetup_r+0x24>
 800fd78:	bd38      	pop	{r3, r4, r5, pc}
 800fd7a:	0799      	lsls	r1, r3, #30
 800fd7c:	bf58      	it	pl
 800fd7e:	6962      	ldrpl	r2, [r4, #20]
 800fd80:	60a2      	str	r2, [r4, #8]
 800fd82:	e7f4      	b.n	800fd6e <__swsetup_r+0x8e>
 800fd84:	2000      	movs	r0, #0
 800fd86:	e7f7      	b.n	800fd78 <__swsetup_r+0x98>
 800fd88:	2000019c 	.word	0x2000019c

0800fd8c <memset>:
 800fd8c:	4402      	add	r2, r0
 800fd8e:	4603      	mov	r3, r0
 800fd90:	4293      	cmp	r3, r2
 800fd92:	d100      	bne.n	800fd96 <memset+0xa>
 800fd94:	4770      	bx	lr
 800fd96:	f803 1b01 	strb.w	r1, [r3], #1
 800fd9a:	e7f9      	b.n	800fd90 <memset+0x4>

0800fd9c <_close_r>:
 800fd9c:	b538      	push	{r3, r4, r5, lr}
 800fd9e:	4d06      	ldr	r5, [pc, #24]	@ (800fdb8 <_close_r+0x1c>)
 800fda0:	2300      	movs	r3, #0
 800fda2:	4604      	mov	r4, r0
 800fda4:	4608      	mov	r0, r1
 800fda6:	602b      	str	r3, [r5, #0]
 800fda8:	f7f2 fac7 	bl	800233a <_close>
 800fdac:	1c43      	adds	r3, r0, #1
 800fdae:	d102      	bne.n	800fdb6 <_close_r+0x1a>
 800fdb0:	682b      	ldr	r3, [r5, #0]
 800fdb2:	b103      	cbz	r3, 800fdb6 <_close_r+0x1a>
 800fdb4:	6023      	str	r3, [r4, #0]
 800fdb6:	bd38      	pop	{r3, r4, r5, pc}
 800fdb8:	20001b7c 	.word	0x20001b7c

0800fdbc <_lseek_r>:
 800fdbc:	b538      	push	{r3, r4, r5, lr}
 800fdbe:	4d07      	ldr	r5, [pc, #28]	@ (800fddc <_lseek_r+0x20>)
 800fdc0:	4604      	mov	r4, r0
 800fdc2:	4608      	mov	r0, r1
 800fdc4:	4611      	mov	r1, r2
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	602a      	str	r2, [r5, #0]
 800fdca:	461a      	mov	r2, r3
 800fdcc:	f7f2 fadc 	bl	8002388 <_lseek>
 800fdd0:	1c43      	adds	r3, r0, #1
 800fdd2:	d102      	bne.n	800fdda <_lseek_r+0x1e>
 800fdd4:	682b      	ldr	r3, [r5, #0]
 800fdd6:	b103      	cbz	r3, 800fdda <_lseek_r+0x1e>
 800fdd8:	6023      	str	r3, [r4, #0]
 800fdda:	bd38      	pop	{r3, r4, r5, pc}
 800fddc:	20001b7c 	.word	0x20001b7c

0800fde0 <_read_r>:
 800fde0:	b538      	push	{r3, r4, r5, lr}
 800fde2:	4d07      	ldr	r5, [pc, #28]	@ (800fe00 <_read_r+0x20>)
 800fde4:	4604      	mov	r4, r0
 800fde6:	4608      	mov	r0, r1
 800fde8:	4611      	mov	r1, r2
 800fdea:	2200      	movs	r2, #0
 800fdec:	602a      	str	r2, [r5, #0]
 800fdee:	461a      	mov	r2, r3
 800fdf0:	f7f2 fa6a 	bl	80022c8 <_read>
 800fdf4:	1c43      	adds	r3, r0, #1
 800fdf6:	d102      	bne.n	800fdfe <_read_r+0x1e>
 800fdf8:	682b      	ldr	r3, [r5, #0]
 800fdfa:	b103      	cbz	r3, 800fdfe <_read_r+0x1e>
 800fdfc:	6023      	str	r3, [r4, #0]
 800fdfe:	bd38      	pop	{r3, r4, r5, pc}
 800fe00:	20001b7c 	.word	0x20001b7c

0800fe04 <_write_r>:
 800fe04:	b538      	push	{r3, r4, r5, lr}
 800fe06:	4d07      	ldr	r5, [pc, #28]	@ (800fe24 <_write_r+0x20>)
 800fe08:	4604      	mov	r4, r0
 800fe0a:	4608      	mov	r0, r1
 800fe0c:	4611      	mov	r1, r2
 800fe0e:	2200      	movs	r2, #0
 800fe10:	602a      	str	r2, [r5, #0]
 800fe12:	461a      	mov	r2, r3
 800fe14:	f7f2 fa75 	bl	8002302 <_write>
 800fe18:	1c43      	adds	r3, r0, #1
 800fe1a:	d102      	bne.n	800fe22 <_write_r+0x1e>
 800fe1c:	682b      	ldr	r3, [r5, #0]
 800fe1e:	b103      	cbz	r3, 800fe22 <_write_r+0x1e>
 800fe20:	6023      	str	r3, [r4, #0]
 800fe22:	bd38      	pop	{r3, r4, r5, pc}
 800fe24:	20001b7c 	.word	0x20001b7c

0800fe28 <__errno>:
 800fe28:	4b01      	ldr	r3, [pc, #4]	@ (800fe30 <__errno+0x8>)
 800fe2a:	6818      	ldr	r0, [r3, #0]
 800fe2c:	4770      	bx	lr
 800fe2e:	bf00      	nop
 800fe30:	2000019c 	.word	0x2000019c

0800fe34 <__libc_init_array>:
 800fe34:	b570      	push	{r4, r5, r6, lr}
 800fe36:	4d0d      	ldr	r5, [pc, #52]	@ (800fe6c <__libc_init_array+0x38>)
 800fe38:	4c0d      	ldr	r4, [pc, #52]	@ (800fe70 <__libc_init_array+0x3c>)
 800fe3a:	1b64      	subs	r4, r4, r5
 800fe3c:	10a4      	asrs	r4, r4, #2
 800fe3e:	2600      	movs	r6, #0
 800fe40:	42a6      	cmp	r6, r4
 800fe42:	d109      	bne.n	800fe58 <__libc_init_array+0x24>
 800fe44:	4d0b      	ldr	r5, [pc, #44]	@ (800fe74 <__libc_init_array+0x40>)
 800fe46:	4c0c      	ldr	r4, [pc, #48]	@ (800fe78 <__libc_init_array+0x44>)
 800fe48:	f000 fc76 	bl	8010738 <_init>
 800fe4c:	1b64      	subs	r4, r4, r5
 800fe4e:	10a4      	asrs	r4, r4, #2
 800fe50:	2600      	movs	r6, #0
 800fe52:	42a6      	cmp	r6, r4
 800fe54:	d105      	bne.n	800fe62 <__libc_init_array+0x2e>
 800fe56:	bd70      	pop	{r4, r5, r6, pc}
 800fe58:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe5c:	4798      	blx	r3
 800fe5e:	3601      	adds	r6, #1
 800fe60:	e7ee      	b.n	800fe40 <__libc_init_array+0xc>
 800fe62:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe66:	4798      	blx	r3
 800fe68:	3601      	adds	r6, #1
 800fe6a:	e7f2      	b.n	800fe52 <__libc_init_array+0x1e>
 800fe6c:	08010ac0 	.word	0x08010ac0
 800fe70:	08010ac0 	.word	0x08010ac0
 800fe74:	08010ac0 	.word	0x08010ac0
 800fe78:	08010ac4 	.word	0x08010ac4

0800fe7c <__retarget_lock_init_recursive>:
 800fe7c:	4770      	bx	lr

0800fe7e <__retarget_lock_acquire_recursive>:
 800fe7e:	4770      	bx	lr

0800fe80 <__retarget_lock_release_recursive>:
 800fe80:	4770      	bx	lr
	...

0800fe84 <_free_r>:
 800fe84:	b538      	push	{r3, r4, r5, lr}
 800fe86:	4605      	mov	r5, r0
 800fe88:	2900      	cmp	r1, #0
 800fe8a:	d041      	beq.n	800ff10 <_free_r+0x8c>
 800fe8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe90:	1f0c      	subs	r4, r1, #4
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	bfb8      	it	lt
 800fe96:	18e4      	addlt	r4, r4, r3
 800fe98:	f000 f8e0 	bl	801005c <__malloc_lock>
 800fe9c:	4a1d      	ldr	r2, [pc, #116]	@ (800ff14 <_free_r+0x90>)
 800fe9e:	6813      	ldr	r3, [r2, #0]
 800fea0:	b933      	cbnz	r3, 800feb0 <_free_r+0x2c>
 800fea2:	6063      	str	r3, [r4, #4]
 800fea4:	6014      	str	r4, [r2, #0]
 800fea6:	4628      	mov	r0, r5
 800fea8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800feac:	f000 b8dc 	b.w	8010068 <__malloc_unlock>
 800feb0:	42a3      	cmp	r3, r4
 800feb2:	d908      	bls.n	800fec6 <_free_r+0x42>
 800feb4:	6820      	ldr	r0, [r4, #0]
 800feb6:	1821      	adds	r1, r4, r0
 800feb8:	428b      	cmp	r3, r1
 800feba:	bf01      	itttt	eq
 800febc:	6819      	ldreq	r1, [r3, #0]
 800febe:	685b      	ldreq	r3, [r3, #4]
 800fec0:	1809      	addeq	r1, r1, r0
 800fec2:	6021      	streq	r1, [r4, #0]
 800fec4:	e7ed      	b.n	800fea2 <_free_r+0x1e>
 800fec6:	461a      	mov	r2, r3
 800fec8:	685b      	ldr	r3, [r3, #4]
 800feca:	b10b      	cbz	r3, 800fed0 <_free_r+0x4c>
 800fecc:	42a3      	cmp	r3, r4
 800fece:	d9fa      	bls.n	800fec6 <_free_r+0x42>
 800fed0:	6811      	ldr	r1, [r2, #0]
 800fed2:	1850      	adds	r0, r2, r1
 800fed4:	42a0      	cmp	r0, r4
 800fed6:	d10b      	bne.n	800fef0 <_free_r+0x6c>
 800fed8:	6820      	ldr	r0, [r4, #0]
 800feda:	4401      	add	r1, r0
 800fedc:	1850      	adds	r0, r2, r1
 800fede:	4283      	cmp	r3, r0
 800fee0:	6011      	str	r1, [r2, #0]
 800fee2:	d1e0      	bne.n	800fea6 <_free_r+0x22>
 800fee4:	6818      	ldr	r0, [r3, #0]
 800fee6:	685b      	ldr	r3, [r3, #4]
 800fee8:	6053      	str	r3, [r2, #4]
 800feea:	4408      	add	r0, r1
 800feec:	6010      	str	r0, [r2, #0]
 800feee:	e7da      	b.n	800fea6 <_free_r+0x22>
 800fef0:	d902      	bls.n	800fef8 <_free_r+0x74>
 800fef2:	230c      	movs	r3, #12
 800fef4:	602b      	str	r3, [r5, #0]
 800fef6:	e7d6      	b.n	800fea6 <_free_r+0x22>
 800fef8:	6820      	ldr	r0, [r4, #0]
 800fefa:	1821      	adds	r1, r4, r0
 800fefc:	428b      	cmp	r3, r1
 800fefe:	bf04      	itt	eq
 800ff00:	6819      	ldreq	r1, [r3, #0]
 800ff02:	685b      	ldreq	r3, [r3, #4]
 800ff04:	6063      	str	r3, [r4, #4]
 800ff06:	bf04      	itt	eq
 800ff08:	1809      	addeq	r1, r1, r0
 800ff0a:	6021      	streq	r1, [r4, #0]
 800ff0c:	6054      	str	r4, [r2, #4]
 800ff0e:	e7ca      	b.n	800fea6 <_free_r+0x22>
 800ff10:	bd38      	pop	{r3, r4, r5, pc}
 800ff12:	bf00      	nop
 800ff14:	20001b88 	.word	0x20001b88

0800ff18 <sbrk_aligned>:
 800ff18:	b570      	push	{r4, r5, r6, lr}
 800ff1a:	4e0f      	ldr	r6, [pc, #60]	@ (800ff58 <sbrk_aligned+0x40>)
 800ff1c:	460c      	mov	r4, r1
 800ff1e:	6831      	ldr	r1, [r6, #0]
 800ff20:	4605      	mov	r5, r0
 800ff22:	b911      	cbnz	r1, 800ff2a <sbrk_aligned+0x12>
 800ff24:	f000 fbf8 	bl	8010718 <_sbrk_r>
 800ff28:	6030      	str	r0, [r6, #0]
 800ff2a:	4621      	mov	r1, r4
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	f000 fbf3 	bl	8010718 <_sbrk_r>
 800ff32:	1c43      	adds	r3, r0, #1
 800ff34:	d103      	bne.n	800ff3e <sbrk_aligned+0x26>
 800ff36:	f04f 34ff 	mov.w	r4, #4294967295
 800ff3a:	4620      	mov	r0, r4
 800ff3c:	bd70      	pop	{r4, r5, r6, pc}
 800ff3e:	1cc4      	adds	r4, r0, #3
 800ff40:	f024 0403 	bic.w	r4, r4, #3
 800ff44:	42a0      	cmp	r0, r4
 800ff46:	d0f8      	beq.n	800ff3a <sbrk_aligned+0x22>
 800ff48:	1a21      	subs	r1, r4, r0
 800ff4a:	4628      	mov	r0, r5
 800ff4c:	f000 fbe4 	bl	8010718 <_sbrk_r>
 800ff50:	3001      	adds	r0, #1
 800ff52:	d1f2      	bne.n	800ff3a <sbrk_aligned+0x22>
 800ff54:	e7ef      	b.n	800ff36 <sbrk_aligned+0x1e>
 800ff56:	bf00      	nop
 800ff58:	20001b84 	.word	0x20001b84

0800ff5c <_malloc_r>:
 800ff5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff60:	1ccd      	adds	r5, r1, #3
 800ff62:	f025 0503 	bic.w	r5, r5, #3
 800ff66:	3508      	adds	r5, #8
 800ff68:	2d0c      	cmp	r5, #12
 800ff6a:	bf38      	it	cc
 800ff6c:	250c      	movcc	r5, #12
 800ff6e:	2d00      	cmp	r5, #0
 800ff70:	4606      	mov	r6, r0
 800ff72:	db01      	blt.n	800ff78 <_malloc_r+0x1c>
 800ff74:	42a9      	cmp	r1, r5
 800ff76:	d904      	bls.n	800ff82 <_malloc_r+0x26>
 800ff78:	230c      	movs	r3, #12
 800ff7a:	6033      	str	r3, [r6, #0]
 800ff7c:	2000      	movs	r0, #0
 800ff7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010058 <_malloc_r+0xfc>
 800ff86:	f000 f869 	bl	801005c <__malloc_lock>
 800ff8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ff8e:	461c      	mov	r4, r3
 800ff90:	bb44      	cbnz	r4, 800ffe4 <_malloc_r+0x88>
 800ff92:	4629      	mov	r1, r5
 800ff94:	4630      	mov	r0, r6
 800ff96:	f7ff ffbf 	bl	800ff18 <sbrk_aligned>
 800ff9a:	1c43      	adds	r3, r0, #1
 800ff9c:	4604      	mov	r4, r0
 800ff9e:	d158      	bne.n	8010052 <_malloc_r+0xf6>
 800ffa0:	f8d8 4000 	ldr.w	r4, [r8]
 800ffa4:	4627      	mov	r7, r4
 800ffa6:	2f00      	cmp	r7, #0
 800ffa8:	d143      	bne.n	8010032 <_malloc_r+0xd6>
 800ffaa:	2c00      	cmp	r4, #0
 800ffac:	d04b      	beq.n	8010046 <_malloc_r+0xea>
 800ffae:	6823      	ldr	r3, [r4, #0]
 800ffb0:	4639      	mov	r1, r7
 800ffb2:	4630      	mov	r0, r6
 800ffb4:	eb04 0903 	add.w	r9, r4, r3
 800ffb8:	f000 fbae 	bl	8010718 <_sbrk_r>
 800ffbc:	4581      	cmp	r9, r0
 800ffbe:	d142      	bne.n	8010046 <_malloc_r+0xea>
 800ffc0:	6821      	ldr	r1, [r4, #0]
 800ffc2:	1a6d      	subs	r5, r5, r1
 800ffc4:	4629      	mov	r1, r5
 800ffc6:	4630      	mov	r0, r6
 800ffc8:	f7ff ffa6 	bl	800ff18 <sbrk_aligned>
 800ffcc:	3001      	adds	r0, #1
 800ffce:	d03a      	beq.n	8010046 <_malloc_r+0xea>
 800ffd0:	6823      	ldr	r3, [r4, #0]
 800ffd2:	442b      	add	r3, r5
 800ffd4:	6023      	str	r3, [r4, #0]
 800ffd6:	f8d8 3000 	ldr.w	r3, [r8]
 800ffda:	685a      	ldr	r2, [r3, #4]
 800ffdc:	bb62      	cbnz	r2, 8010038 <_malloc_r+0xdc>
 800ffde:	f8c8 7000 	str.w	r7, [r8]
 800ffe2:	e00f      	b.n	8010004 <_malloc_r+0xa8>
 800ffe4:	6822      	ldr	r2, [r4, #0]
 800ffe6:	1b52      	subs	r2, r2, r5
 800ffe8:	d420      	bmi.n	801002c <_malloc_r+0xd0>
 800ffea:	2a0b      	cmp	r2, #11
 800ffec:	d917      	bls.n	801001e <_malloc_r+0xc2>
 800ffee:	1961      	adds	r1, r4, r5
 800fff0:	42a3      	cmp	r3, r4
 800fff2:	6025      	str	r5, [r4, #0]
 800fff4:	bf18      	it	ne
 800fff6:	6059      	strne	r1, [r3, #4]
 800fff8:	6863      	ldr	r3, [r4, #4]
 800fffa:	bf08      	it	eq
 800fffc:	f8c8 1000 	streq.w	r1, [r8]
 8010000:	5162      	str	r2, [r4, r5]
 8010002:	604b      	str	r3, [r1, #4]
 8010004:	4630      	mov	r0, r6
 8010006:	f000 f82f 	bl	8010068 <__malloc_unlock>
 801000a:	f104 000b 	add.w	r0, r4, #11
 801000e:	1d23      	adds	r3, r4, #4
 8010010:	f020 0007 	bic.w	r0, r0, #7
 8010014:	1ac2      	subs	r2, r0, r3
 8010016:	bf1c      	itt	ne
 8010018:	1a1b      	subne	r3, r3, r0
 801001a:	50a3      	strne	r3, [r4, r2]
 801001c:	e7af      	b.n	800ff7e <_malloc_r+0x22>
 801001e:	6862      	ldr	r2, [r4, #4]
 8010020:	42a3      	cmp	r3, r4
 8010022:	bf0c      	ite	eq
 8010024:	f8c8 2000 	streq.w	r2, [r8]
 8010028:	605a      	strne	r2, [r3, #4]
 801002a:	e7eb      	b.n	8010004 <_malloc_r+0xa8>
 801002c:	4623      	mov	r3, r4
 801002e:	6864      	ldr	r4, [r4, #4]
 8010030:	e7ae      	b.n	800ff90 <_malloc_r+0x34>
 8010032:	463c      	mov	r4, r7
 8010034:	687f      	ldr	r7, [r7, #4]
 8010036:	e7b6      	b.n	800ffa6 <_malloc_r+0x4a>
 8010038:	461a      	mov	r2, r3
 801003a:	685b      	ldr	r3, [r3, #4]
 801003c:	42a3      	cmp	r3, r4
 801003e:	d1fb      	bne.n	8010038 <_malloc_r+0xdc>
 8010040:	2300      	movs	r3, #0
 8010042:	6053      	str	r3, [r2, #4]
 8010044:	e7de      	b.n	8010004 <_malloc_r+0xa8>
 8010046:	230c      	movs	r3, #12
 8010048:	6033      	str	r3, [r6, #0]
 801004a:	4630      	mov	r0, r6
 801004c:	f000 f80c 	bl	8010068 <__malloc_unlock>
 8010050:	e794      	b.n	800ff7c <_malloc_r+0x20>
 8010052:	6005      	str	r5, [r0, #0]
 8010054:	e7d6      	b.n	8010004 <_malloc_r+0xa8>
 8010056:	bf00      	nop
 8010058:	20001b88 	.word	0x20001b88

0801005c <__malloc_lock>:
 801005c:	4801      	ldr	r0, [pc, #4]	@ (8010064 <__malloc_lock+0x8>)
 801005e:	f7ff bf0e 	b.w	800fe7e <__retarget_lock_acquire_recursive>
 8010062:	bf00      	nop
 8010064:	20001b80 	.word	0x20001b80

08010068 <__malloc_unlock>:
 8010068:	4801      	ldr	r0, [pc, #4]	@ (8010070 <__malloc_unlock+0x8>)
 801006a:	f7ff bf09 	b.w	800fe80 <__retarget_lock_release_recursive>
 801006e:	bf00      	nop
 8010070:	20001b80 	.word	0x20001b80

08010074 <__sfputc_r>:
 8010074:	6893      	ldr	r3, [r2, #8]
 8010076:	3b01      	subs	r3, #1
 8010078:	2b00      	cmp	r3, #0
 801007a:	b410      	push	{r4}
 801007c:	6093      	str	r3, [r2, #8]
 801007e:	da08      	bge.n	8010092 <__sfputc_r+0x1e>
 8010080:	6994      	ldr	r4, [r2, #24]
 8010082:	42a3      	cmp	r3, r4
 8010084:	db01      	blt.n	801008a <__sfputc_r+0x16>
 8010086:	290a      	cmp	r1, #10
 8010088:	d103      	bne.n	8010092 <__sfputc_r+0x1e>
 801008a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801008e:	f7ff bde8 	b.w	800fc62 <__swbuf_r>
 8010092:	6813      	ldr	r3, [r2, #0]
 8010094:	1c58      	adds	r0, r3, #1
 8010096:	6010      	str	r0, [r2, #0]
 8010098:	7019      	strb	r1, [r3, #0]
 801009a:	4608      	mov	r0, r1
 801009c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100a0:	4770      	bx	lr

080100a2 <__sfputs_r>:
 80100a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100a4:	4606      	mov	r6, r0
 80100a6:	460f      	mov	r7, r1
 80100a8:	4614      	mov	r4, r2
 80100aa:	18d5      	adds	r5, r2, r3
 80100ac:	42ac      	cmp	r4, r5
 80100ae:	d101      	bne.n	80100b4 <__sfputs_r+0x12>
 80100b0:	2000      	movs	r0, #0
 80100b2:	e007      	b.n	80100c4 <__sfputs_r+0x22>
 80100b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100b8:	463a      	mov	r2, r7
 80100ba:	4630      	mov	r0, r6
 80100bc:	f7ff ffda 	bl	8010074 <__sfputc_r>
 80100c0:	1c43      	adds	r3, r0, #1
 80100c2:	d1f3      	bne.n	80100ac <__sfputs_r+0xa>
 80100c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080100c8 <_vfiprintf_r>:
 80100c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100cc:	460d      	mov	r5, r1
 80100ce:	b09d      	sub	sp, #116	@ 0x74
 80100d0:	4614      	mov	r4, r2
 80100d2:	4698      	mov	r8, r3
 80100d4:	4606      	mov	r6, r0
 80100d6:	b118      	cbz	r0, 80100e0 <_vfiprintf_r+0x18>
 80100d8:	6a03      	ldr	r3, [r0, #32]
 80100da:	b90b      	cbnz	r3, 80100e0 <_vfiprintf_r+0x18>
 80100dc:	f7ff fcd8 	bl	800fa90 <__sinit>
 80100e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100e2:	07d9      	lsls	r1, r3, #31
 80100e4:	d405      	bmi.n	80100f2 <_vfiprintf_r+0x2a>
 80100e6:	89ab      	ldrh	r3, [r5, #12]
 80100e8:	059a      	lsls	r2, r3, #22
 80100ea:	d402      	bmi.n	80100f2 <_vfiprintf_r+0x2a>
 80100ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100ee:	f7ff fec6 	bl	800fe7e <__retarget_lock_acquire_recursive>
 80100f2:	89ab      	ldrh	r3, [r5, #12]
 80100f4:	071b      	lsls	r3, r3, #28
 80100f6:	d501      	bpl.n	80100fc <_vfiprintf_r+0x34>
 80100f8:	692b      	ldr	r3, [r5, #16]
 80100fa:	b99b      	cbnz	r3, 8010124 <_vfiprintf_r+0x5c>
 80100fc:	4629      	mov	r1, r5
 80100fe:	4630      	mov	r0, r6
 8010100:	f7ff fdee 	bl	800fce0 <__swsetup_r>
 8010104:	b170      	cbz	r0, 8010124 <_vfiprintf_r+0x5c>
 8010106:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010108:	07dc      	lsls	r4, r3, #31
 801010a:	d504      	bpl.n	8010116 <_vfiprintf_r+0x4e>
 801010c:	f04f 30ff 	mov.w	r0, #4294967295
 8010110:	b01d      	add	sp, #116	@ 0x74
 8010112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010116:	89ab      	ldrh	r3, [r5, #12]
 8010118:	0598      	lsls	r0, r3, #22
 801011a:	d4f7      	bmi.n	801010c <_vfiprintf_r+0x44>
 801011c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801011e:	f7ff feaf 	bl	800fe80 <__retarget_lock_release_recursive>
 8010122:	e7f3      	b.n	801010c <_vfiprintf_r+0x44>
 8010124:	2300      	movs	r3, #0
 8010126:	9309      	str	r3, [sp, #36]	@ 0x24
 8010128:	2320      	movs	r3, #32
 801012a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801012e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010132:	2330      	movs	r3, #48	@ 0x30
 8010134:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80102e4 <_vfiprintf_r+0x21c>
 8010138:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801013c:	f04f 0901 	mov.w	r9, #1
 8010140:	4623      	mov	r3, r4
 8010142:	469a      	mov	sl, r3
 8010144:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010148:	b10a      	cbz	r2, 801014e <_vfiprintf_r+0x86>
 801014a:	2a25      	cmp	r2, #37	@ 0x25
 801014c:	d1f9      	bne.n	8010142 <_vfiprintf_r+0x7a>
 801014e:	ebba 0b04 	subs.w	fp, sl, r4
 8010152:	d00b      	beq.n	801016c <_vfiprintf_r+0xa4>
 8010154:	465b      	mov	r3, fp
 8010156:	4622      	mov	r2, r4
 8010158:	4629      	mov	r1, r5
 801015a:	4630      	mov	r0, r6
 801015c:	f7ff ffa1 	bl	80100a2 <__sfputs_r>
 8010160:	3001      	adds	r0, #1
 8010162:	f000 80a7 	beq.w	80102b4 <_vfiprintf_r+0x1ec>
 8010166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010168:	445a      	add	r2, fp
 801016a:	9209      	str	r2, [sp, #36]	@ 0x24
 801016c:	f89a 3000 	ldrb.w	r3, [sl]
 8010170:	2b00      	cmp	r3, #0
 8010172:	f000 809f 	beq.w	80102b4 <_vfiprintf_r+0x1ec>
 8010176:	2300      	movs	r3, #0
 8010178:	f04f 32ff 	mov.w	r2, #4294967295
 801017c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010180:	f10a 0a01 	add.w	sl, sl, #1
 8010184:	9304      	str	r3, [sp, #16]
 8010186:	9307      	str	r3, [sp, #28]
 8010188:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801018c:	931a      	str	r3, [sp, #104]	@ 0x68
 801018e:	4654      	mov	r4, sl
 8010190:	2205      	movs	r2, #5
 8010192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010196:	4853      	ldr	r0, [pc, #332]	@ (80102e4 <_vfiprintf_r+0x21c>)
 8010198:	f7f0 f842 	bl	8000220 <memchr>
 801019c:	9a04      	ldr	r2, [sp, #16]
 801019e:	b9d8      	cbnz	r0, 80101d8 <_vfiprintf_r+0x110>
 80101a0:	06d1      	lsls	r1, r2, #27
 80101a2:	bf44      	itt	mi
 80101a4:	2320      	movmi	r3, #32
 80101a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101aa:	0713      	lsls	r3, r2, #28
 80101ac:	bf44      	itt	mi
 80101ae:	232b      	movmi	r3, #43	@ 0x2b
 80101b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101b4:	f89a 3000 	ldrb.w	r3, [sl]
 80101b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80101ba:	d015      	beq.n	80101e8 <_vfiprintf_r+0x120>
 80101bc:	9a07      	ldr	r2, [sp, #28]
 80101be:	4654      	mov	r4, sl
 80101c0:	2000      	movs	r0, #0
 80101c2:	f04f 0c0a 	mov.w	ip, #10
 80101c6:	4621      	mov	r1, r4
 80101c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101cc:	3b30      	subs	r3, #48	@ 0x30
 80101ce:	2b09      	cmp	r3, #9
 80101d0:	d94b      	bls.n	801026a <_vfiprintf_r+0x1a2>
 80101d2:	b1b0      	cbz	r0, 8010202 <_vfiprintf_r+0x13a>
 80101d4:	9207      	str	r2, [sp, #28]
 80101d6:	e014      	b.n	8010202 <_vfiprintf_r+0x13a>
 80101d8:	eba0 0308 	sub.w	r3, r0, r8
 80101dc:	fa09 f303 	lsl.w	r3, r9, r3
 80101e0:	4313      	orrs	r3, r2
 80101e2:	9304      	str	r3, [sp, #16]
 80101e4:	46a2      	mov	sl, r4
 80101e6:	e7d2      	b.n	801018e <_vfiprintf_r+0xc6>
 80101e8:	9b03      	ldr	r3, [sp, #12]
 80101ea:	1d19      	adds	r1, r3, #4
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	9103      	str	r1, [sp, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	bfbb      	ittet	lt
 80101f4:	425b      	neglt	r3, r3
 80101f6:	f042 0202 	orrlt.w	r2, r2, #2
 80101fa:	9307      	strge	r3, [sp, #28]
 80101fc:	9307      	strlt	r3, [sp, #28]
 80101fe:	bfb8      	it	lt
 8010200:	9204      	strlt	r2, [sp, #16]
 8010202:	7823      	ldrb	r3, [r4, #0]
 8010204:	2b2e      	cmp	r3, #46	@ 0x2e
 8010206:	d10a      	bne.n	801021e <_vfiprintf_r+0x156>
 8010208:	7863      	ldrb	r3, [r4, #1]
 801020a:	2b2a      	cmp	r3, #42	@ 0x2a
 801020c:	d132      	bne.n	8010274 <_vfiprintf_r+0x1ac>
 801020e:	9b03      	ldr	r3, [sp, #12]
 8010210:	1d1a      	adds	r2, r3, #4
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	9203      	str	r2, [sp, #12]
 8010216:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801021a:	3402      	adds	r4, #2
 801021c:	9305      	str	r3, [sp, #20]
 801021e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80102f4 <_vfiprintf_r+0x22c>
 8010222:	7821      	ldrb	r1, [r4, #0]
 8010224:	2203      	movs	r2, #3
 8010226:	4650      	mov	r0, sl
 8010228:	f7ef fffa 	bl	8000220 <memchr>
 801022c:	b138      	cbz	r0, 801023e <_vfiprintf_r+0x176>
 801022e:	9b04      	ldr	r3, [sp, #16]
 8010230:	eba0 000a 	sub.w	r0, r0, sl
 8010234:	2240      	movs	r2, #64	@ 0x40
 8010236:	4082      	lsls	r2, r0
 8010238:	4313      	orrs	r3, r2
 801023a:	3401      	adds	r4, #1
 801023c:	9304      	str	r3, [sp, #16]
 801023e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010242:	4829      	ldr	r0, [pc, #164]	@ (80102e8 <_vfiprintf_r+0x220>)
 8010244:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010248:	2206      	movs	r2, #6
 801024a:	f7ef ffe9 	bl	8000220 <memchr>
 801024e:	2800      	cmp	r0, #0
 8010250:	d03f      	beq.n	80102d2 <_vfiprintf_r+0x20a>
 8010252:	4b26      	ldr	r3, [pc, #152]	@ (80102ec <_vfiprintf_r+0x224>)
 8010254:	bb1b      	cbnz	r3, 801029e <_vfiprintf_r+0x1d6>
 8010256:	9b03      	ldr	r3, [sp, #12]
 8010258:	3307      	adds	r3, #7
 801025a:	f023 0307 	bic.w	r3, r3, #7
 801025e:	3308      	adds	r3, #8
 8010260:	9303      	str	r3, [sp, #12]
 8010262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010264:	443b      	add	r3, r7
 8010266:	9309      	str	r3, [sp, #36]	@ 0x24
 8010268:	e76a      	b.n	8010140 <_vfiprintf_r+0x78>
 801026a:	fb0c 3202 	mla	r2, ip, r2, r3
 801026e:	460c      	mov	r4, r1
 8010270:	2001      	movs	r0, #1
 8010272:	e7a8      	b.n	80101c6 <_vfiprintf_r+0xfe>
 8010274:	2300      	movs	r3, #0
 8010276:	3401      	adds	r4, #1
 8010278:	9305      	str	r3, [sp, #20]
 801027a:	4619      	mov	r1, r3
 801027c:	f04f 0c0a 	mov.w	ip, #10
 8010280:	4620      	mov	r0, r4
 8010282:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010286:	3a30      	subs	r2, #48	@ 0x30
 8010288:	2a09      	cmp	r2, #9
 801028a:	d903      	bls.n	8010294 <_vfiprintf_r+0x1cc>
 801028c:	2b00      	cmp	r3, #0
 801028e:	d0c6      	beq.n	801021e <_vfiprintf_r+0x156>
 8010290:	9105      	str	r1, [sp, #20]
 8010292:	e7c4      	b.n	801021e <_vfiprintf_r+0x156>
 8010294:	fb0c 2101 	mla	r1, ip, r1, r2
 8010298:	4604      	mov	r4, r0
 801029a:	2301      	movs	r3, #1
 801029c:	e7f0      	b.n	8010280 <_vfiprintf_r+0x1b8>
 801029e:	ab03      	add	r3, sp, #12
 80102a0:	9300      	str	r3, [sp, #0]
 80102a2:	462a      	mov	r2, r5
 80102a4:	4b12      	ldr	r3, [pc, #72]	@ (80102f0 <_vfiprintf_r+0x228>)
 80102a6:	a904      	add	r1, sp, #16
 80102a8:	4630      	mov	r0, r6
 80102aa:	f3af 8000 	nop.w
 80102ae:	4607      	mov	r7, r0
 80102b0:	1c78      	adds	r0, r7, #1
 80102b2:	d1d6      	bne.n	8010262 <_vfiprintf_r+0x19a>
 80102b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102b6:	07d9      	lsls	r1, r3, #31
 80102b8:	d405      	bmi.n	80102c6 <_vfiprintf_r+0x1fe>
 80102ba:	89ab      	ldrh	r3, [r5, #12]
 80102bc:	059a      	lsls	r2, r3, #22
 80102be:	d402      	bmi.n	80102c6 <_vfiprintf_r+0x1fe>
 80102c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80102c2:	f7ff fddd 	bl	800fe80 <__retarget_lock_release_recursive>
 80102c6:	89ab      	ldrh	r3, [r5, #12]
 80102c8:	065b      	lsls	r3, r3, #25
 80102ca:	f53f af1f 	bmi.w	801010c <_vfiprintf_r+0x44>
 80102ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80102d0:	e71e      	b.n	8010110 <_vfiprintf_r+0x48>
 80102d2:	ab03      	add	r3, sp, #12
 80102d4:	9300      	str	r3, [sp, #0]
 80102d6:	462a      	mov	r2, r5
 80102d8:	4b05      	ldr	r3, [pc, #20]	@ (80102f0 <_vfiprintf_r+0x228>)
 80102da:	a904      	add	r1, sp, #16
 80102dc:	4630      	mov	r0, r6
 80102de:	f000 f879 	bl	80103d4 <_printf_i>
 80102e2:	e7e4      	b.n	80102ae <_vfiprintf_r+0x1e6>
 80102e4:	08010a84 	.word	0x08010a84
 80102e8:	08010a8e 	.word	0x08010a8e
 80102ec:	00000000 	.word	0x00000000
 80102f0:	080100a3 	.word	0x080100a3
 80102f4:	08010a8a 	.word	0x08010a8a

080102f8 <_printf_common>:
 80102f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102fc:	4616      	mov	r6, r2
 80102fe:	4698      	mov	r8, r3
 8010300:	688a      	ldr	r2, [r1, #8]
 8010302:	690b      	ldr	r3, [r1, #16]
 8010304:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010308:	4293      	cmp	r3, r2
 801030a:	bfb8      	it	lt
 801030c:	4613      	movlt	r3, r2
 801030e:	6033      	str	r3, [r6, #0]
 8010310:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010314:	4607      	mov	r7, r0
 8010316:	460c      	mov	r4, r1
 8010318:	b10a      	cbz	r2, 801031e <_printf_common+0x26>
 801031a:	3301      	adds	r3, #1
 801031c:	6033      	str	r3, [r6, #0]
 801031e:	6823      	ldr	r3, [r4, #0]
 8010320:	0699      	lsls	r1, r3, #26
 8010322:	bf42      	ittt	mi
 8010324:	6833      	ldrmi	r3, [r6, #0]
 8010326:	3302      	addmi	r3, #2
 8010328:	6033      	strmi	r3, [r6, #0]
 801032a:	6825      	ldr	r5, [r4, #0]
 801032c:	f015 0506 	ands.w	r5, r5, #6
 8010330:	d106      	bne.n	8010340 <_printf_common+0x48>
 8010332:	f104 0a19 	add.w	sl, r4, #25
 8010336:	68e3      	ldr	r3, [r4, #12]
 8010338:	6832      	ldr	r2, [r6, #0]
 801033a:	1a9b      	subs	r3, r3, r2
 801033c:	42ab      	cmp	r3, r5
 801033e:	dc26      	bgt.n	801038e <_printf_common+0x96>
 8010340:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010344:	6822      	ldr	r2, [r4, #0]
 8010346:	3b00      	subs	r3, #0
 8010348:	bf18      	it	ne
 801034a:	2301      	movne	r3, #1
 801034c:	0692      	lsls	r2, r2, #26
 801034e:	d42b      	bmi.n	80103a8 <_printf_common+0xb0>
 8010350:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010354:	4641      	mov	r1, r8
 8010356:	4638      	mov	r0, r7
 8010358:	47c8      	blx	r9
 801035a:	3001      	adds	r0, #1
 801035c:	d01e      	beq.n	801039c <_printf_common+0xa4>
 801035e:	6823      	ldr	r3, [r4, #0]
 8010360:	6922      	ldr	r2, [r4, #16]
 8010362:	f003 0306 	and.w	r3, r3, #6
 8010366:	2b04      	cmp	r3, #4
 8010368:	bf02      	ittt	eq
 801036a:	68e5      	ldreq	r5, [r4, #12]
 801036c:	6833      	ldreq	r3, [r6, #0]
 801036e:	1aed      	subeq	r5, r5, r3
 8010370:	68a3      	ldr	r3, [r4, #8]
 8010372:	bf0c      	ite	eq
 8010374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010378:	2500      	movne	r5, #0
 801037a:	4293      	cmp	r3, r2
 801037c:	bfc4      	itt	gt
 801037e:	1a9b      	subgt	r3, r3, r2
 8010380:	18ed      	addgt	r5, r5, r3
 8010382:	2600      	movs	r6, #0
 8010384:	341a      	adds	r4, #26
 8010386:	42b5      	cmp	r5, r6
 8010388:	d11a      	bne.n	80103c0 <_printf_common+0xc8>
 801038a:	2000      	movs	r0, #0
 801038c:	e008      	b.n	80103a0 <_printf_common+0xa8>
 801038e:	2301      	movs	r3, #1
 8010390:	4652      	mov	r2, sl
 8010392:	4641      	mov	r1, r8
 8010394:	4638      	mov	r0, r7
 8010396:	47c8      	blx	r9
 8010398:	3001      	adds	r0, #1
 801039a:	d103      	bne.n	80103a4 <_printf_common+0xac>
 801039c:	f04f 30ff 	mov.w	r0, #4294967295
 80103a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103a4:	3501      	adds	r5, #1
 80103a6:	e7c6      	b.n	8010336 <_printf_common+0x3e>
 80103a8:	18e1      	adds	r1, r4, r3
 80103aa:	1c5a      	adds	r2, r3, #1
 80103ac:	2030      	movs	r0, #48	@ 0x30
 80103ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80103b2:	4422      	add	r2, r4
 80103b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80103b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80103bc:	3302      	adds	r3, #2
 80103be:	e7c7      	b.n	8010350 <_printf_common+0x58>
 80103c0:	2301      	movs	r3, #1
 80103c2:	4622      	mov	r2, r4
 80103c4:	4641      	mov	r1, r8
 80103c6:	4638      	mov	r0, r7
 80103c8:	47c8      	blx	r9
 80103ca:	3001      	adds	r0, #1
 80103cc:	d0e6      	beq.n	801039c <_printf_common+0xa4>
 80103ce:	3601      	adds	r6, #1
 80103d0:	e7d9      	b.n	8010386 <_printf_common+0x8e>
	...

080103d4 <_printf_i>:
 80103d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80103d8:	7e0f      	ldrb	r7, [r1, #24]
 80103da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80103dc:	2f78      	cmp	r7, #120	@ 0x78
 80103de:	4691      	mov	r9, r2
 80103e0:	4680      	mov	r8, r0
 80103e2:	460c      	mov	r4, r1
 80103e4:	469a      	mov	sl, r3
 80103e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80103ea:	d807      	bhi.n	80103fc <_printf_i+0x28>
 80103ec:	2f62      	cmp	r7, #98	@ 0x62
 80103ee:	d80a      	bhi.n	8010406 <_printf_i+0x32>
 80103f0:	2f00      	cmp	r7, #0
 80103f2:	f000 80d1 	beq.w	8010598 <_printf_i+0x1c4>
 80103f6:	2f58      	cmp	r7, #88	@ 0x58
 80103f8:	f000 80b8 	beq.w	801056c <_printf_i+0x198>
 80103fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010404:	e03a      	b.n	801047c <_printf_i+0xa8>
 8010406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801040a:	2b15      	cmp	r3, #21
 801040c:	d8f6      	bhi.n	80103fc <_printf_i+0x28>
 801040e:	a101      	add	r1, pc, #4	@ (adr r1, 8010414 <_printf_i+0x40>)
 8010410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010414:	0801046d 	.word	0x0801046d
 8010418:	08010481 	.word	0x08010481
 801041c:	080103fd 	.word	0x080103fd
 8010420:	080103fd 	.word	0x080103fd
 8010424:	080103fd 	.word	0x080103fd
 8010428:	080103fd 	.word	0x080103fd
 801042c:	08010481 	.word	0x08010481
 8010430:	080103fd 	.word	0x080103fd
 8010434:	080103fd 	.word	0x080103fd
 8010438:	080103fd 	.word	0x080103fd
 801043c:	080103fd 	.word	0x080103fd
 8010440:	0801057f 	.word	0x0801057f
 8010444:	080104ab 	.word	0x080104ab
 8010448:	08010539 	.word	0x08010539
 801044c:	080103fd 	.word	0x080103fd
 8010450:	080103fd 	.word	0x080103fd
 8010454:	080105a1 	.word	0x080105a1
 8010458:	080103fd 	.word	0x080103fd
 801045c:	080104ab 	.word	0x080104ab
 8010460:	080103fd 	.word	0x080103fd
 8010464:	080103fd 	.word	0x080103fd
 8010468:	08010541 	.word	0x08010541
 801046c:	6833      	ldr	r3, [r6, #0]
 801046e:	1d1a      	adds	r2, r3, #4
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	6032      	str	r2, [r6, #0]
 8010474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801047c:	2301      	movs	r3, #1
 801047e:	e09c      	b.n	80105ba <_printf_i+0x1e6>
 8010480:	6833      	ldr	r3, [r6, #0]
 8010482:	6820      	ldr	r0, [r4, #0]
 8010484:	1d19      	adds	r1, r3, #4
 8010486:	6031      	str	r1, [r6, #0]
 8010488:	0606      	lsls	r6, r0, #24
 801048a:	d501      	bpl.n	8010490 <_printf_i+0xbc>
 801048c:	681d      	ldr	r5, [r3, #0]
 801048e:	e003      	b.n	8010498 <_printf_i+0xc4>
 8010490:	0645      	lsls	r5, r0, #25
 8010492:	d5fb      	bpl.n	801048c <_printf_i+0xb8>
 8010494:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010498:	2d00      	cmp	r5, #0
 801049a:	da03      	bge.n	80104a4 <_printf_i+0xd0>
 801049c:	232d      	movs	r3, #45	@ 0x2d
 801049e:	426d      	negs	r5, r5
 80104a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104a4:	4858      	ldr	r0, [pc, #352]	@ (8010608 <_printf_i+0x234>)
 80104a6:	230a      	movs	r3, #10
 80104a8:	e011      	b.n	80104ce <_printf_i+0xfa>
 80104aa:	6821      	ldr	r1, [r4, #0]
 80104ac:	6833      	ldr	r3, [r6, #0]
 80104ae:	0608      	lsls	r0, r1, #24
 80104b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80104b4:	d402      	bmi.n	80104bc <_printf_i+0xe8>
 80104b6:	0649      	lsls	r1, r1, #25
 80104b8:	bf48      	it	mi
 80104ba:	b2ad      	uxthmi	r5, r5
 80104bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80104be:	4852      	ldr	r0, [pc, #328]	@ (8010608 <_printf_i+0x234>)
 80104c0:	6033      	str	r3, [r6, #0]
 80104c2:	bf14      	ite	ne
 80104c4:	230a      	movne	r3, #10
 80104c6:	2308      	moveq	r3, #8
 80104c8:	2100      	movs	r1, #0
 80104ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80104ce:	6866      	ldr	r6, [r4, #4]
 80104d0:	60a6      	str	r6, [r4, #8]
 80104d2:	2e00      	cmp	r6, #0
 80104d4:	db05      	blt.n	80104e2 <_printf_i+0x10e>
 80104d6:	6821      	ldr	r1, [r4, #0]
 80104d8:	432e      	orrs	r6, r5
 80104da:	f021 0104 	bic.w	r1, r1, #4
 80104de:	6021      	str	r1, [r4, #0]
 80104e0:	d04b      	beq.n	801057a <_printf_i+0x1a6>
 80104e2:	4616      	mov	r6, r2
 80104e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80104e8:	fb03 5711 	mls	r7, r3, r1, r5
 80104ec:	5dc7      	ldrb	r7, [r0, r7]
 80104ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80104f2:	462f      	mov	r7, r5
 80104f4:	42bb      	cmp	r3, r7
 80104f6:	460d      	mov	r5, r1
 80104f8:	d9f4      	bls.n	80104e4 <_printf_i+0x110>
 80104fa:	2b08      	cmp	r3, #8
 80104fc:	d10b      	bne.n	8010516 <_printf_i+0x142>
 80104fe:	6823      	ldr	r3, [r4, #0]
 8010500:	07df      	lsls	r7, r3, #31
 8010502:	d508      	bpl.n	8010516 <_printf_i+0x142>
 8010504:	6923      	ldr	r3, [r4, #16]
 8010506:	6861      	ldr	r1, [r4, #4]
 8010508:	4299      	cmp	r1, r3
 801050a:	bfde      	ittt	le
 801050c:	2330      	movle	r3, #48	@ 0x30
 801050e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010512:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010516:	1b92      	subs	r2, r2, r6
 8010518:	6122      	str	r2, [r4, #16]
 801051a:	f8cd a000 	str.w	sl, [sp]
 801051e:	464b      	mov	r3, r9
 8010520:	aa03      	add	r2, sp, #12
 8010522:	4621      	mov	r1, r4
 8010524:	4640      	mov	r0, r8
 8010526:	f7ff fee7 	bl	80102f8 <_printf_common>
 801052a:	3001      	adds	r0, #1
 801052c:	d14a      	bne.n	80105c4 <_printf_i+0x1f0>
 801052e:	f04f 30ff 	mov.w	r0, #4294967295
 8010532:	b004      	add	sp, #16
 8010534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010538:	6823      	ldr	r3, [r4, #0]
 801053a:	f043 0320 	orr.w	r3, r3, #32
 801053e:	6023      	str	r3, [r4, #0]
 8010540:	4832      	ldr	r0, [pc, #200]	@ (801060c <_printf_i+0x238>)
 8010542:	2778      	movs	r7, #120	@ 0x78
 8010544:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010548:	6823      	ldr	r3, [r4, #0]
 801054a:	6831      	ldr	r1, [r6, #0]
 801054c:	061f      	lsls	r7, r3, #24
 801054e:	f851 5b04 	ldr.w	r5, [r1], #4
 8010552:	d402      	bmi.n	801055a <_printf_i+0x186>
 8010554:	065f      	lsls	r7, r3, #25
 8010556:	bf48      	it	mi
 8010558:	b2ad      	uxthmi	r5, r5
 801055a:	6031      	str	r1, [r6, #0]
 801055c:	07d9      	lsls	r1, r3, #31
 801055e:	bf44      	itt	mi
 8010560:	f043 0320 	orrmi.w	r3, r3, #32
 8010564:	6023      	strmi	r3, [r4, #0]
 8010566:	b11d      	cbz	r5, 8010570 <_printf_i+0x19c>
 8010568:	2310      	movs	r3, #16
 801056a:	e7ad      	b.n	80104c8 <_printf_i+0xf4>
 801056c:	4826      	ldr	r0, [pc, #152]	@ (8010608 <_printf_i+0x234>)
 801056e:	e7e9      	b.n	8010544 <_printf_i+0x170>
 8010570:	6823      	ldr	r3, [r4, #0]
 8010572:	f023 0320 	bic.w	r3, r3, #32
 8010576:	6023      	str	r3, [r4, #0]
 8010578:	e7f6      	b.n	8010568 <_printf_i+0x194>
 801057a:	4616      	mov	r6, r2
 801057c:	e7bd      	b.n	80104fa <_printf_i+0x126>
 801057e:	6833      	ldr	r3, [r6, #0]
 8010580:	6825      	ldr	r5, [r4, #0]
 8010582:	6961      	ldr	r1, [r4, #20]
 8010584:	1d18      	adds	r0, r3, #4
 8010586:	6030      	str	r0, [r6, #0]
 8010588:	062e      	lsls	r6, r5, #24
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	d501      	bpl.n	8010592 <_printf_i+0x1be>
 801058e:	6019      	str	r1, [r3, #0]
 8010590:	e002      	b.n	8010598 <_printf_i+0x1c4>
 8010592:	0668      	lsls	r0, r5, #25
 8010594:	d5fb      	bpl.n	801058e <_printf_i+0x1ba>
 8010596:	8019      	strh	r1, [r3, #0]
 8010598:	2300      	movs	r3, #0
 801059a:	6123      	str	r3, [r4, #16]
 801059c:	4616      	mov	r6, r2
 801059e:	e7bc      	b.n	801051a <_printf_i+0x146>
 80105a0:	6833      	ldr	r3, [r6, #0]
 80105a2:	1d1a      	adds	r2, r3, #4
 80105a4:	6032      	str	r2, [r6, #0]
 80105a6:	681e      	ldr	r6, [r3, #0]
 80105a8:	6862      	ldr	r2, [r4, #4]
 80105aa:	2100      	movs	r1, #0
 80105ac:	4630      	mov	r0, r6
 80105ae:	f7ef fe37 	bl	8000220 <memchr>
 80105b2:	b108      	cbz	r0, 80105b8 <_printf_i+0x1e4>
 80105b4:	1b80      	subs	r0, r0, r6
 80105b6:	6060      	str	r0, [r4, #4]
 80105b8:	6863      	ldr	r3, [r4, #4]
 80105ba:	6123      	str	r3, [r4, #16]
 80105bc:	2300      	movs	r3, #0
 80105be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80105c2:	e7aa      	b.n	801051a <_printf_i+0x146>
 80105c4:	6923      	ldr	r3, [r4, #16]
 80105c6:	4632      	mov	r2, r6
 80105c8:	4649      	mov	r1, r9
 80105ca:	4640      	mov	r0, r8
 80105cc:	47d0      	blx	sl
 80105ce:	3001      	adds	r0, #1
 80105d0:	d0ad      	beq.n	801052e <_printf_i+0x15a>
 80105d2:	6823      	ldr	r3, [r4, #0]
 80105d4:	079b      	lsls	r3, r3, #30
 80105d6:	d413      	bmi.n	8010600 <_printf_i+0x22c>
 80105d8:	68e0      	ldr	r0, [r4, #12]
 80105da:	9b03      	ldr	r3, [sp, #12]
 80105dc:	4298      	cmp	r0, r3
 80105de:	bfb8      	it	lt
 80105e0:	4618      	movlt	r0, r3
 80105e2:	e7a6      	b.n	8010532 <_printf_i+0x15e>
 80105e4:	2301      	movs	r3, #1
 80105e6:	4632      	mov	r2, r6
 80105e8:	4649      	mov	r1, r9
 80105ea:	4640      	mov	r0, r8
 80105ec:	47d0      	blx	sl
 80105ee:	3001      	adds	r0, #1
 80105f0:	d09d      	beq.n	801052e <_printf_i+0x15a>
 80105f2:	3501      	adds	r5, #1
 80105f4:	68e3      	ldr	r3, [r4, #12]
 80105f6:	9903      	ldr	r1, [sp, #12]
 80105f8:	1a5b      	subs	r3, r3, r1
 80105fa:	42ab      	cmp	r3, r5
 80105fc:	dcf2      	bgt.n	80105e4 <_printf_i+0x210>
 80105fe:	e7eb      	b.n	80105d8 <_printf_i+0x204>
 8010600:	2500      	movs	r5, #0
 8010602:	f104 0619 	add.w	r6, r4, #25
 8010606:	e7f5      	b.n	80105f4 <_printf_i+0x220>
 8010608:	08010a95 	.word	0x08010a95
 801060c:	08010aa6 	.word	0x08010aa6

08010610 <__swhatbuf_r>:
 8010610:	b570      	push	{r4, r5, r6, lr}
 8010612:	460c      	mov	r4, r1
 8010614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010618:	2900      	cmp	r1, #0
 801061a:	b096      	sub	sp, #88	@ 0x58
 801061c:	4615      	mov	r5, r2
 801061e:	461e      	mov	r6, r3
 8010620:	da0d      	bge.n	801063e <__swhatbuf_r+0x2e>
 8010622:	89a3      	ldrh	r3, [r4, #12]
 8010624:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010628:	f04f 0100 	mov.w	r1, #0
 801062c:	bf14      	ite	ne
 801062e:	2340      	movne	r3, #64	@ 0x40
 8010630:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010634:	2000      	movs	r0, #0
 8010636:	6031      	str	r1, [r6, #0]
 8010638:	602b      	str	r3, [r5, #0]
 801063a:	b016      	add	sp, #88	@ 0x58
 801063c:	bd70      	pop	{r4, r5, r6, pc}
 801063e:	466a      	mov	r2, sp
 8010640:	f000 f848 	bl	80106d4 <_fstat_r>
 8010644:	2800      	cmp	r0, #0
 8010646:	dbec      	blt.n	8010622 <__swhatbuf_r+0x12>
 8010648:	9901      	ldr	r1, [sp, #4]
 801064a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801064e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010652:	4259      	negs	r1, r3
 8010654:	4159      	adcs	r1, r3
 8010656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801065a:	e7eb      	b.n	8010634 <__swhatbuf_r+0x24>

0801065c <__smakebuf_r>:
 801065c:	898b      	ldrh	r3, [r1, #12]
 801065e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010660:	079d      	lsls	r5, r3, #30
 8010662:	4606      	mov	r6, r0
 8010664:	460c      	mov	r4, r1
 8010666:	d507      	bpl.n	8010678 <__smakebuf_r+0x1c>
 8010668:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801066c:	6023      	str	r3, [r4, #0]
 801066e:	6123      	str	r3, [r4, #16]
 8010670:	2301      	movs	r3, #1
 8010672:	6163      	str	r3, [r4, #20]
 8010674:	b003      	add	sp, #12
 8010676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010678:	ab01      	add	r3, sp, #4
 801067a:	466a      	mov	r2, sp
 801067c:	f7ff ffc8 	bl	8010610 <__swhatbuf_r>
 8010680:	9f00      	ldr	r7, [sp, #0]
 8010682:	4605      	mov	r5, r0
 8010684:	4639      	mov	r1, r7
 8010686:	4630      	mov	r0, r6
 8010688:	f7ff fc68 	bl	800ff5c <_malloc_r>
 801068c:	b948      	cbnz	r0, 80106a2 <__smakebuf_r+0x46>
 801068e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010692:	059a      	lsls	r2, r3, #22
 8010694:	d4ee      	bmi.n	8010674 <__smakebuf_r+0x18>
 8010696:	f023 0303 	bic.w	r3, r3, #3
 801069a:	f043 0302 	orr.w	r3, r3, #2
 801069e:	81a3      	strh	r3, [r4, #12]
 80106a0:	e7e2      	b.n	8010668 <__smakebuf_r+0xc>
 80106a2:	89a3      	ldrh	r3, [r4, #12]
 80106a4:	6020      	str	r0, [r4, #0]
 80106a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106aa:	81a3      	strh	r3, [r4, #12]
 80106ac:	9b01      	ldr	r3, [sp, #4]
 80106ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80106b2:	b15b      	cbz	r3, 80106cc <__smakebuf_r+0x70>
 80106b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106b8:	4630      	mov	r0, r6
 80106ba:	f000 f81d 	bl	80106f8 <_isatty_r>
 80106be:	b128      	cbz	r0, 80106cc <__smakebuf_r+0x70>
 80106c0:	89a3      	ldrh	r3, [r4, #12]
 80106c2:	f023 0303 	bic.w	r3, r3, #3
 80106c6:	f043 0301 	orr.w	r3, r3, #1
 80106ca:	81a3      	strh	r3, [r4, #12]
 80106cc:	89a3      	ldrh	r3, [r4, #12]
 80106ce:	431d      	orrs	r5, r3
 80106d0:	81a5      	strh	r5, [r4, #12]
 80106d2:	e7cf      	b.n	8010674 <__smakebuf_r+0x18>

080106d4 <_fstat_r>:
 80106d4:	b538      	push	{r3, r4, r5, lr}
 80106d6:	4d07      	ldr	r5, [pc, #28]	@ (80106f4 <_fstat_r+0x20>)
 80106d8:	2300      	movs	r3, #0
 80106da:	4604      	mov	r4, r0
 80106dc:	4608      	mov	r0, r1
 80106de:	4611      	mov	r1, r2
 80106e0:	602b      	str	r3, [r5, #0]
 80106e2:	f7f1 fe36 	bl	8002352 <_fstat>
 80106e6:	1c43      	adds	r3, r0, #1
 80106e8:	d102      	bne.n	80106f0 <_fstat_r+0x1c>
 80106ea:	682b      	ldr	r3, [r5, #0]
 80106ec:	b103      	cbz	r3, 80106f0 <_fstat_r+0x1c>
 80106ee:	6023      	str	r3, [r4, #0]
 80106f0:	bd38      	pop	{r3, r4, r5, pc}
 80106f2:	bf00      	nop
 80106f4:	20001b7c 	.word	0x20001b7c

080106f8 <_isatty_r>:
 80106f8:	b538      	push	{r3, r4, r5, lr}
 80106fa:	4d06      	ldr	r5, [pc, #24]	@ (8010714 <_isatty_r+0x1c>)
 80106fc:	2300      	movs	r3, #0
 80106fe:	4604      	mov	r4, r0
 8010700:	4608      	mov	r0, r1
 8010702:	602b      	str	r3, [r5, #0]
 8010704:	f7f1 fe35 	bl	8002372 <_isatty>
 8010708:	1c43      	adds	r3, r0, #1
 801070a:	d102      	bne.n	8010712 <_isatty_r+0x1a>
 801070c:	682b      	ldr	r3, [r5, #0]
 801070e:	b103      	cbz	r3, 8010712 <_isatty_r+0x1a>
 8010710:	6023      	str	r3, [r4, #0]
 8010712:	bd38      	pop	{r3, r4, r5, pc}
 8010714:	20001b7c 	.word	0x20001b7c

08010718 <_sbrk_r>:
 8010718:	b538      	push	{r3, r4, r5, lr}
 801071a:	4d06      	ldr	r5, [pc, #24]	@ (8010734 <_sbrk_r+0x1c>)
 801071c:	2300      	movs	r3, #0
 801071e:	4604      	mov	r4, r0
 8010720:	4608      	mov	r0, r1
 8010722:	602b      	str	r3, [r5, #0]
 8010724:	f7f1 fe3e 	bl	80023a4 <_sbrk>
 8010728:	1c43      	adds	r3, r0, #1
 801072a:	d102      	bne.n	8010732 <_sbrk_r+0x1a>
 801072c:	682b      	ldr	r3, [r5, #0]
 801072e:	b103      	cbz	r3, 8010732 <_sbrk_r+0x1a>
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	bd38      	pop	{r3, r4, r5, pc}
 8010734:	20001b7c 	.word	0x20001b7c

08010738 <_init>:
 8010738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801073a:	bf00      	nop
 801073c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801073e:	bc08      	pop	{r3}
 8010740:	469e      	mov	lr, r3
 8010742:	4770      	bx	lr

08010744 <_fini>:
 8010744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010746:	bf00      	nop
 8010748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801074a:	bc08      	pop	{r3}
 801074c:	469e      	mov	lr, r3
 801074e:	4770      	bx	lr
