<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h' l='51' ll='69' type='Optional&lt;uint8_t&gt; llvm::AMDGPUMachineModuleInfo::getSyncScopeInclusionOrdering(SyncScope::ID SSID) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h' l='126' u='c' c='_ZNK4llvm23AMDGPUMachineModuleInfo20isSyncScopeInclusionEhh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h' l='127' u='c' c='_ZNK4llvm23AMDGPUMachineModuleInfo20isSyncScopeInclusionEhh'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h' l='45'>/// In AMDGPU target synchronization scopes are inclusive, meaning a
  /// larger synchronization scope is inclusive of a smaller synchronization
  /// scope.
  ///
  /// \returns \p SSID&apos;s inclusion ordering, or &quot;None&quot; if \p SSID is not
  /// supported by the AMDGPU target.</doc>
