#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1276048d0 .scope module, "ram_tb" "ram_tb" 2 3;
 .timescale -9 -12;
P_0x600002cd89c0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x600002cd8a00 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x600002cd8a40 .param/l "DEPTH" 0 2 7, +C4<000000000000000000000000000000010000>;
v0x600002bd8a20_0 .var "address", 3 0;
v0x600002bd8ab0_0 .var "clock", 0 0;
v0x600002bd8b40_0 .var "data_in", 7 0;
v0x600002bd8bd0_0 .net "data_out", 7 0, L_0x6000032d8a10;  1 drivers
v0x600002bd8c60 .array "expected_mem", 15 0, 7 0;
v0x600002bd8cf0_0 .var/i "i", 31 0;
v0x600002bd8d80_0 .var "write_enable", 0 0;
S_0x127604a40 .scope module, "dut" "ram" 2 16, 3 1 0, S_0x1276048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x6000037d0a00 .param/l "ADDR_WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x6000037d0a40 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
L_0x6000032d8a10 .functor BUFZ 8, L_0x6000028d80a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002bd8360_0 .net *"_ivl_0", 7 0, L_0x6000028d80a0;  1 drivers
v0x600002bd85a0_0 .net *"_ivl_2", 5 0, L_0x6000028d8140;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002bd8630_0 .net *"_ivl_5", 1 0, L_0x128078010;  1 drivers
v0x600002bd86c0_0 .net "address", 3 0, v0x600002bd8a20_0;  1 drivers
v0x600002bd8750_0 .net "clock", 0 0, v0x600002bd8ab0_0;  1 drivers
v0x600002bd87e0_0 .net "data_in", 7 0, v0x600002bd8b40_0;  1 drivers
v0x600002bd8870_0 .net "data_out", 7 0, L_0x6000032d8a10;  alias, 1 drivers
v0x600002bd8900 .array "memory", 15 0, 7 0;
v0x600002bd8990_0 .net "write_enable", 0 0, v0x600002bd8d80_0;  1 drivers
E_0x600000cd2440 .event posedge, v0x600002bd8750_0;
L_0x6000028d80a0 .array/port v0x600002bd8900, L_0x6000028d8140;
L_0x6000028d8140 .concat [ 4 2 0 0], v0x600002bd8a20_0, L_0x128078010;
    .scope S_0x127604a40;
T_0 ;
    %wait E_0x600000cd2440;
    %load/vec4 v0x600002bd8990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600002bd87e0_0;
    %load/vec4 v0x600002bd86c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002bd8900, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1276048d0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x600002bd8ab0_0;
    %inv;
    %store/vec4 v0x600002bd8ab0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1276048d0;
T_2 ;
    %vpi_call 2 32 "$display", "=== TESTBENCH START ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002bd8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002bd8d80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002bd8b40_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002bd8a20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600002bd8cf0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002bd8cf0_0;
    %add;
    %pad/u 8;
    %ix/getv/s 4, v0x600002bd8cf0_0;
    %store/vec4a v0x600002bd8c60, 4, 0;
    %load/vec4 v0x600002bd8cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600002bd8cf0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_2.3, 5;
    %wait E_0x600000cd2440;
    %load/vec4 v0x600002bd8cf0_0;
    %pad/s 4;
    %assign/vec4 v0x600002bd8a20_0, 0;
    %ix/getv/s 4, v0x600002bd8cf0_0;
    %load/vec4a v0x600002bd8c60, 4;
    %assign/vec4 v0x600002bd8b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002bd8d80_0, 0;
    %load/vec4 v0x600002bd8cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %wait E_0x600000cd2440;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002bd8d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x600002bd8cf0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_2.5, 5;
    %wait E_0x600000cd2440;
    %load/vec4 v0x600002bd8cf0_0;
    %pad/s 4;
    %assign/vec4 v0x600002bd8a20_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x600002bd8bd0_0;
    %ix/getv/s 4, v0x600002bd8cf0_0;
    %load/vec4a v0x600002bd8c60, 4;
    %cmp/ne;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 59 "$display", "ERROR: addr=%0d, expected=%h, got=%h", v0x600002bd8cf0_0, &A<v0x600002bd8c60, v0x600002bd8cf0_0 >, v0x600002bd8bd0_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 61 "$display", "PASS:  addr=%0d, data=%h", v0x600002bd8cf0_0, v0x600002bd8bd0_0 {0 0 0};
T_2.7 ;
    %load/vec4 v0x600002bd8cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002bd8cf0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %vpi_call 2 64 "$display", "=== TESTBENCH END ===" {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "ram.v";
