<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › csp › chipc › chipcHw_init.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>chipcHw_init.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2003 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    chipcHw_init.c</span>
<span class="cm">*</span>
<span class="cm">*  @brief   Low level CHIPC PLL configuration functions</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*</span>
<span class="cm">*   These routines provide basic PLL controlling functionality only.</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="cm">/* ---- Include Files ---------------------------------------------------- */</span>

<span class="cp">#include &lt;csp/errno.h&gt;</span>
<span class="cp">#include &lt;csp/stdint.h&gt;</span>
<span class="cp">#include &lt;csp/module.h&gt;</span>

<span class="cp">#include &lt;mach/csp/chipcHw_def.h&gt;</span>
<span class="cp">#include &lt;mach/csp/chipcHw_inline.h&gt;</span>

<span class="cp">#include &lt;csp/reg.h&gt;</span>
<span class="cp">#include &lt;csp/delay.h&gt;</span>
<span class="cm">/* ---- Private Constants and Types --------------------------------------- */</span>

<span class="cm">/*</span>
<span class="cm">    Calculation for NDIV_i to obtain VCO frequency</span>
<span class="cm">    -----------------------------------------------</span>

<span class="cm">	Freq_vco = Freq_ref * (P2 / P1) * (PLL_NDIV_i + PLL_NDIV_f)</span>
<span class="cm">	for Freq_vco = VCO_FREQ_MHz</span>
<span class="cm">		Freq_ref = chipcHw_XTAL_FREQ_Hz</span>
<span class="cm">		PLL_P1 = PLL_P2 = 1</span>
<span class="cm">		and</span>
<span class="cm">		PLL_NDIV_f = 0</span>

<span class="cm">	We get:</span>
<span class="cm">		PLL_NDIV_i = Freq_vco / Freq_ref = VCO_FREQ_MHz / chipcHw_XTAL_FREQ_Hz</span>

<span class="cm">    Calculation for PLL MDIV to obtain frequency Freq_x for channel x</span>
<span class="cm">    -----------------------------------------------------------------</span>
<span class="cm">		Freq_x = chipcHw_XTAL_FREQ_Hz * PLL_NDIV_i / PLL_MDIV_x = VCO_FREQ_MHz / PLL_MDIV_x</span>

<span class="cm">		PLL_MDIV_x = VCO_FREQ_MHz / Freq_x</span>
<span class="cm">*/</span>

<span class="cm">/* ---- Private Variables ------------------------------------------------- */</span>
<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief  Initializes the PLL2</span>
<span class="cm">*</span>
<span class="cm">*  This function initializes the PLL2</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="nf">chipcHw_pll2Enable</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">vcoFreqHz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">pllPreDivider2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="p">{</span>
		<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig2</span> <span class="o">=</span>
		    <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
		    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span><span class="p">;</span>

		<span class="n">pllPreDivider2</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_POWER_DOWN</span> <span class="o">|</span>
		    <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_i</span><span class="p">(</span><span class="n">vcoFreqHz</span><span class="p">)</span> <span class="o">&lt;&lt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span> <span class="o">&lt;&lt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span> <span class="o">&lt;&lt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2_SHIFT</span><span class="p">);</span>

		<span class="cm">/* Enable CHIPC registers to control the PLL */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLStatus</span> <span class="o">|=</span> <span class="n">chipcHw_REG_PLL_STATUS_CONTROL_ENABLE</span><span class="p">;</span>

		<span class="cm">/* Set pre divider to get desired VCO frequency */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider2</span> <span class="o">=</span> <span class="n">pllPreDivider2</span><span class="p">;</span>
		<span class="cm">/* Set NDIV Frac */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider2</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_DIVIDER_NDIV_f</span><span class="p">;</span>

		<span class="cm">/* This has to be removed once the default values are fixed for PLL2. */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLControl12</span> <span class="o">=</span> <span class="mh">0x38000700</span><span class="p">;</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLControl22</span> <span class="o">=</span> <span class="mh">0x00000015</span><span class="p">;</span>

		<span class="cm">/* Reset PLL2 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vcoFreqHz</span> <span class="o">&gt;</span> <span class="n">chipcHw_REG_PLL_CONFIG_VCO_SPLIT_FREQ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig2</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_VCO_1601_3200</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig2</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_VCO_800_1600</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Insert certain amount of delay before deasserting ARESET. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="p">{</span>
		<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
		<span class="cm">/* Remove analog reset and Power on the PLL */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig2</span> <span class="o">&amp;=</span>
		    <span class="o">~</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
		      <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">);</span>

		<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="cm">/* Wait until PLL is locked */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLStatus2</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_STATUS_LOCKED</span><span class="p">))</span>
		<span class="p">;</span>

	<span class="p">{</span>
		<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
		<span class="cm">/* Remove digital reset */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span><span class="p">;</span>

		<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">chipcHw_pll2Enable</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief  Initializes the PLL1</span>
<span class="cm">*</span>
<span class="cm">*  This function initializes the PLL1</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="nf">chipcHw_pll1Enable</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">vcoFreqHz</span><span class="p">,</span> <span class="n">chipcHw_SPREAD_SPECTRUM_e</span> <span class="n">ssSupport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">pllPreDivider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="p">{</span>
		<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>

		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig</span> <span class="o">=</span>
		    <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
		    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span><span class="p">;</span>
		<span class="cm">/* Setting VCO frequency */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ssSupport</span> <span class="o">==</span> <span class="n">chipcHw_SPREAD_SPECTRUM_ALLOW</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pllPreDivider</span> <span class="o">=</span>
			    <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASH_1_8</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_i</span><span class="p">(</span><span class="n">vcoFreqHz</span><span class="p">)</span> <span class="o">-</span>
			      <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span> <span class="o">&lt;&lt;</span>
			     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span> <span class="o">&lt;&lt;</span>
			     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2_SHIFT</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pllPreDivider</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_POWER_DOWN</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_i</span><span class="p">(</span><span class="n">vcoFreqHz</span><span class="p">)</span> <span class="o">&lt;&lt;</span>
			     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span> <span class="o">&lt;&lt;</span>
			     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span> <span class="o">&lt;&lt;</span>
			     <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2_SHIFT</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Enable CHIPC registers to control the PLL */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLStatus</span> <span class="o">|=</span> <span class="n">chipcHw_REG_PLL_STATUS_CONTROL_ENABLE</span><span class="p">;</span>

		<span class="cm">/* Set pre divider to get desired VCO frequency */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">=</span> <span class="n">pllPreDivider</span><span class="p">;</span>
		<span class="cm">/* Set NDIV Frac */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ssSupport</span> <span class="o">==</span> <span class="n">chipcHw_SPREAD_SPECTRUM_ALLOW</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_DIVIDER_M1DIV</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_DIVIDER_NDIV_f_SS</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_DIVIDER_M1DIV</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_DIVIDER_NDIV_f</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Reset PLL1 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vcoFreqHz</span> <span class="o">&gt;</span> <span class="n">chipcHw_REG_PLL_CONFIG_VCO_SPLIT_FREQ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_VCO_1601_3200</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig</span> <span class="o">=</span> <span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_VCO_800_1600</span> <span class="o">|</span>
			    <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>

		<span class="cm">/* Insert certain amount of delay before deasserting ARESET. */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

		<span class="p">{</span>
			<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
			<span class="cm">/* Remove analog reset and Power on the PLL */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig</span> <span class="o">&amp;=</span>
			    <span class="o">~</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_CONFIG_A_RESET</span> <span class="o">|</span>
			      <span class="n">chipcHw_REG_PLL_CONFIG_POWER_DOWN</span><span class="p">);</span>
			<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Wait until PLL is locked */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLStatus</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_STATUS_LOCKED</span><span class="p">)</span>
		       <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span>
			    <span class="n">PLLStatus2</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_STATUS_LOCKED</span><span class="p">))</span>
			<span class="p">;</span>

		<span class="cm">/* Remove digital reset */</span>
		<span class="p">{</span>
			<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLConfig</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CONFIG_D_RESET</span><span class="p">;</span>
			<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">chipcHw_pll1Enable</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief  Initializes the chipc module</span>
<span class="cm">*</span>
<span class="cm">*  This function initializes the PLLs and core system clocks</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="kt">void</span> <span class="nf">chipcHw_Init</span><span class="p">(</span><span class="n">chipcHw_INIT_PARAM_t</span> <span class="o">*</span><span class="n">initParam</span>	<span class="cm">/*  [ IN ] Misc chip initialization parameter */</span>
    <span class="p">)</span> <span class="p">{</span>
<span class="cp">#if !(defined(__KERNEL__) &amp;&amp; !defined(STANDALONE))</span>
	<span class="n">delay_init</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="cm">/* Do not program PLL, when warm reset */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">chipcHw_getStickyBits</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_STICKY_CHIP_WARM_RESET</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">chipcHw_pll1Enable</span><span class="p">(</span><span class="n">initParam</span><span class="o">-&gt;</span><span class="n">pllVcoFreqHz</span><span class="p">,</span>
				   <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">ssSupport</span><span class="p">);</span>
		<span class="n">chipcHw_pll2Enable</span><span class="p">(</span><span class="n">initParam</span><span class="o">-&gt;</span><span class="n">pll2VcoFreqHz</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Clear sticky bits */</span>
		<span class="n">chipcHw_clearStickyBits</span><span class="p">(</span><span class="n">chipcHw_REG_STICKY_CHIP_WARM_RESET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Clear sticky bits */</span>
	<span class="n">chipcHw_clearStickyBits</span><span class="p">(</span><span class="n">chipcHw_REG_STICKY_CHIP_SOFT_RESET</span><span class="p">);</span>

	<span class="cm">/* Before configuring the ARM clock, atleast we need to make sure BUS clock maintains the proper ratio with ARM clock */</span>
	<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span>
	     <span class="n">ACLKClock</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chipcHw_REG_ACLKClock_CLK_DIV_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">initParam</span><span class="o">-&gt;</span>
								 <span class="n">armBusRatio</span> <span class="o">&amp;</span>
								 <span class="n">chipcHw_REG_ACLKClock_CLK_DIV_MASK</span><span class="p">);</span>

	<span class="cm">/* Set various core component frequencies. The order in which this is done is important for some. */</span>
	<span class="cm">/* The RTBUS (DDR PHY) is derived from the BUS, and the BUS from the ARM, and VPM needs to know BUS */</span>
	<span class="cm">/* frequency to find its ratio with the BUS.  Hence we must set the ARM first, followed by the BUS,  */</span>
	<span class="cm">/* then VPM and RTBUS. */</span>

	<span class="n">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_ARM</span><span class="p">,</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">busClockFreqHz</span> <span class="o">*</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">armBusRatio</span><span class="p">);</span>
	<span class="n">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_BUS</span><span class="p">,</span> <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">busClockFreqHz</span><span class="p">);</span>
	<span class="n">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_VPM</span><span class="p">,</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">busClockFreqHz</span> <span class="o">*</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">vpmBusRatio</span><span class="p">);</span>
	<span class="n">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_DDR</span><span class="p">,</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">busClockFreqHz</span> <span class="o">*</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">ddrBusRatio</span><span class="p">);</span>
	<span class="n">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_RTBUS</span><span class="p">,</span>
				  <span class="n">initParam</span><span class="o">-&gt;</span><span class="n">busClockFreqHz</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
