command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1120539	File	/home/p4ultr4n/workplace/ReVeal/raw_code/boston_platreg_read_1.c								
ANR	1120540	Function	boston_platreg_read	1:0:0:1342							
ANR	1120541	FunctionDef	"boston_platreg_read (void * opaque , hwaddr addr , unsigned size)"		1120540	0					
ANR	1120542	CompoundStatement		5:0:116:1342	1120540	0					
ANR	1120543	IdentifierDeclStatement	BostonState * s = opaque ;	7:4:123:146	1120540	0	True				
ANR	1120544	IdentifierDecl	* s = opaque		1120540	0					
ANR	1120545	IdentifierDeclType	BostonState *		1120540	0					
ANR	1120546	Identifier	s		1120540	1					
ANR	1120547	AssignmentExpression	* s = opaque		1120540	2		=			
ANR	1120548	Identifier	opaque		1120540	0					
ANR	1120549	Identifier	opaque		1120540	1					
ANR	1120550	IdentifierDeclStatement	"uint32_t gic_freq , val ;"	9:4:153:175	1120540	1	True				
ANR	1120551	IdentifierDecl	gic_freq		1120540	0					
ANR	1120552	IdentifierDeclType	uint32_t		1120540	0					
ANR	1120553	Identifier	gic_freq		1120540	1					
ANR	1120554	IdentifierDecl	val		1120540	1					
ANR	1120555	IdentifierDeclType	uint32_t		1120540	0					
ANR	1120556	Identifier	val		1120540	1					
ANR	1120557	IfStatement	if ( size != 4 )		1120540	2					
ANR	1120558	Condition	size != 4	13:8:188:196	1120540	0	True				
ANR	1120559	EqualityExpression	size != 4		1120540	0		!=			
ANR	1120560	Identifier	size		1120540	0					
ANR	1120561	PrimaryExpression	4		1120540	1					
ANR	1120562	CompoundStatement		9:19:82:82	1120540	1					
ANR	1120563	ExpressionStatement	"qemu_log_mask ( LOG_UNIMP , ""%uB platform register read"" , size )"	15:8:210:270	1120540	0	True				
ANR	1120564	CallExpression	"qemu_log_mask ( LOG_UNIMP , ""%uB platform register read"" , size )"		1120540	0					
ANR	1120565	Callee	qemu_log_mask		1120540	0					
ANR	1120566	Identifier	qemu_log_mask		1120540	0					
ANR	1120567	ArgumentList	LOG_UNIMP		1120540	1					
ANR	1120568	Argument	LOG_UNIMP		1120540	0					
ANR	1120569	Identifier	LOG_UNIMP		1120540	0					
ANR	1120570	Argument	"""%uB platform register read"""		1120540	1					
ANR	1120571	PrimaryExpression	"""%uB platform register read"""		1120540	0					
ANR	1120572	Argument	size		1120540	2					
ANR	1120573	Identifier	size		1120540	0					
ANR	1120574	ReturnStatement	return 0 ;	17:8:281:289	1120540	1	True				
ANR	1120575	PrimaryExpression	0		1120540	0					
ANR	1120576	SwitchStatement	switch ( addr & 0xffff )		1120540	3					
ANR	1120577	Condition	addr & 0xffff	23:12:313:325	1120540	0	True				
ANR	1120578	BitAndExpression	addr & 0xffff		1120540	0		&			
ANR	1120579	Identifier	addr		1120540	0					
ANR	1120580	PrimaryExpression	0xffff		1120540	1					
ANR	1120581	CompoundStatement		19:27:211:211	1120540	1					
ANR	1120582	Label	case PLAT_FPGA_BUILD :	25:4:335:355	1120540	0	True				
ANR	1120583	Identifier	PLAT_FPGA_BUILD		1120540	0					
ANR	1120584	Label	case PLAT_CORE_CL :	27:4:362:379	1120540	1	True				
ANR	1120585	Identifier	PLAT_CORE_CL		1120540	0					
ANR	1120586	Label	case PLAT_WRAPPER_CL :	29:4:386:406	1120540	2	True				
ANR	1120587	Identifier	PLAT_WRAPPER_CL		1120540	0					
ANR	1120588	ReturnStatement	return 0 ;	31:8:417:425	1120540	3	True				
ANR	1120589	PrimaryExpression	0		1120540	0					
ANR	1120590	Label	case PLAT_DDR3_STATUS :	33:4:432:453	1120540	4	True				
ANR	1120591	Identifier	PLAT_DDR3_STATUS		1120540	0					
ANR	1120592	ReturnStatement	return PLAT_DDR3_STATUS_LOCKED | PLAT_DDR3_STATUS_CALIBRATED ;	35:8:464:524	1120540	5	True				
ANR	1120593	InclusiveOrExpression	PLAT_DDR3_STATUS_LOCKED | PLAT_DDR3_STATUS_CALIBRATED		1120540	0		|			
ANR	1120594	Identifier	PLAT_DDR3_STATUS_LOCKED		1120540	0					
ANR	1120595	Identifier	PLAT_DDR3_STATUS_CALIBRATED		1120540	1					
ANR	1120596	Label	case PLAT_MMCM_DIV :	37:4:531:549	1120540	6	True				
ANR	1120597	Identifier	PLAT_MMCM_DIV		1120540	0					
ANR	1120598	ExpressionStatement	gic_freq = mips_gictimer_get_freq ( s -> cps -> gic . gic_timer ) / 1000000	39:8:560:626	1120540	7	True				
ANR	1120599	AssignmentExpression	gic_freq = mips_gictimer_get_freq ( s -> cps -> gic . gic_timer ) / 1000000		1120540	0		=			
ANR	1120600	Identifier	gic_freq		1120540	0					
ANR	1120601	MultiplicativeExpression	mips_gictimer_get_freq ( s -> cps -> gic . gic_timer ) / 1000000		1120540	1		/			
ANR	1120602	CallExpression	mips_gictimer_get_freq ( s -> cps -> gic . gic_timer )		1120540	0					
ANR	1120603	Callee	mips_gictimer_get_freq		1120540	0					
ANR	1120604	Identifier	mips_gictimer_get_freq		1120540	0					
ANR	1120605	ArgumentList	s -> cps -> gic . gic_timer		1120540	1					
ANR	1120606	Argument	s -> cps -> gic . gic_timer		1120540	0					
ANR	1120607	MemberAccess	s -> cps -> gic . gic_timer		1120540	0					
ANR	1120608	PtrMemberAccess	s -> cps -> gic		1120540	0					
ANR	1120609	PtrMemberAccess	s -> cps		1120540	0					
ANR	1120610	Identifier	s		1120540	0					
ANR	1120611	Identifier	cps		1120540	1					
ANR	1120612	Identifier	gic		1120540	1					
ANR	1120613	Identifier	gic_timer		1120540	1					
ANR	1120614	PrimaryExpression	1000000		1120540	1					
ANR	1120615	ExpressionStatement	val = gic_freq << PLAT_MMCM_DIV_INPUT_SHIFT	41:8:637:680	1120540	8	True				
ANR	1120616	AssignmentExpression	val = gic_freq << PLAT_MMCM_DIV_INPUT_SHIFT		1120540	0		=			
ANR	1120617	Identifier	val		1120540	0					
ANR	1120618	ShiftExpression	gic_freq << PLAT_MMCM_DIV_INPUT_SHIFT		1120540	1		<<			
ANR	1120619	Identifier	gic_freq		1120540	0					
ANR	1120620	Identifier	PLAT_MMCM_DIV_INPUT_SHIFT		1120540	1					
ANR	1120621	ExpressionStatement	val |= 1 << PLAT_MMCM_DIV_MUL_SHIFT	43:8:691:726	1120540	9	True				
ANR	1120622	AssignmentExpression	val |= 1 << PLAT_MMCM_DIV_MUL_SHIFT		1120540	0		|=			
ANR	1120623	Identifier	val		1120540	0					
ANR	1120624	ShiftExpression	1 << PLAT_MMCM_DIV_MUL_SHIFT		1120540	1		<<			
ANR	1120625	PrimaryExpression	1		1120540	0					
ANR	1120626	Identifier	PLAT_MMCM_DIV_MUL_SHIFT		1120540	1					
ANR	1120627	ExpressionStatement	val |= 1 << PLAT_MMCM_DIV_CLK0DIV_SHIFT	45:8:737:776	1120540	10	True				
ANR	1120628	AssignmentExpression	val |= 1 << PLAT_MMCM_DIV_CLK0DIV_SHIFT		1120540	0		|=			
ANR	1120629	Identifier	val		1120540	0					
ANR	1120630	ShiftExpression	1 << PLAT_MMCM_DIV_CLK0DIV_SHIFT		1120540	1		<<			
ANR	1120631	PrimaryExpression	1		1120540	0					
ANR	1120632	Identifier	PLAT_MMCM_DIV_CLK0DIV_SHIFT		1120540	1					
ANR	1120633	ExpressionStatement	val |= 1 << PLAT_MMCM_DIV_CLK1DIV_SHIFT	47:8:787:826	1120540	11	True				
ANR	1120634	AssignmentExpression	val |= 1 << PLAT_MMCM_DIV_CLK1DIV_SHIFT		1120540	0		|=			
ANR	1120635	Identifier	val		1120540	0					
ANR	1120636	ShiftExpression	1 << PLAT_MMCM_DIV_CLK1DIV_SHIFT		1120540	1		<<			
ANR	1120637	PrimaryExpression	1		1120540	0					
ANR	1120638	Identifier	PLAT_MMCM_DIV_CLK1DIV_SHIFT		1120540	1					
ANR	1120639	ReturnStatement	return val ;	49:8:837:847	1120540	12	True				
ANR	1120640	Identifier	val		1120540	0					
ANR	1120641	Label	case PLAT_BUILD_CFG :	51:4:854:873	1120540	13	True				
ANR	1120642	Identifier	PLAT_BUILD_CFG		1120540	0					
ANR	1120643	ExpressionStatement	val = PLAT_BUILD_CFG_PCIE0_EN	53:8:884:913	1120540	14	True				
ANR	1120644	AssignmentExpression	val = PLAT_BUILD_CFG_PCIE0_EN		1120540	0		=			
ANR	1120645	Identifier	val		1120540	0					
ANR	1120646	Identifier	PLAT_BUILD_CFG_PCIE0_EN		1120540	1					
ANR	1120647	ExpressionStatement	val |= PLAT_BUILD_CFG_PCIE1_EN	55:8:924:954	1120540	15	True				
ANR	1120648	AssignmentExpression	val |= PLAT_BUILD_CFG_PCIE1_EN		1120540	0		|=			
ANR	1120649	Identifier	val		1120540	0					
ANR	1120650	Identifier	PLAT_BUILD_CFG_PCIE1_EN		1120540	1					
ANR	1120651	ExpressionStatement	val |= PLAT_BUILD_CFG_PCIE2_EN	57:8:965:995	1120540	16	True				
ANR	1120652	AssignmentExpression	val |= PLAT_BUILD_CFG_PCIE2_EN		1120540	0		|=			
ANR	1120653	Identifier	val		1120540	0					
ANR	1120654	Identifier	PLAT_BUILD_CFG_PCIE2_EN		1120540	1					
ANR	1120655	ReturnStatement	return val ;	59:8:1006:1016	1120540	17	True				
ANR	1120656	Identifier	val		1120540	0					
ANR	1120657	Label	case PLAT_DDR_CFG :	61:4:1023:1040	1120540	18	True				
ANR	1120658	Identifier	PLAT_DDR_CFG		1120540	0					
ANR	1120659	ExpressionStatement	val = s -> mach -> ram_size / G_BYTE	63:8:1051:1083	1120540	19	True				
ANR	1120660	AssignmentExpression	val = s -> mach -> ram_size / G_BYTE		1120540	0		=			
ANR	1120661	Identifier	val		1120540	0					
ANR	1120662	MultiplicativeExpression	s -> mach -> ram_size / G_BYTE		1120540	1		/			
ANR	1120663	PtrMemberAccess	s -> mach -> ram_size		1120540	0					
ANR	1120664	PtrMemberAccess	s -> mach		1120540	0					
ANR	1120665	Identifier	s		1120540	0					
ANR	1120666	Identifier	mach		1120540	1					
ANR	1120667	Identifier	ram_size		1120540	1					
ANR	1120668	Identifier	G_BYTE		1120540	1					
ANR	1120669	ExpressionStatement	assert ( ! ( val & ~PLAT_DDR_CFG_SIZE ) )	65:8:1094:1129	1120540	20	True				
ANR	1120670	CallExpression	assert ( ! ( val & ~PLAT_DDR_CFG_SIZE ) )		1120540	0					
ANR	1120671	Callee	assert		1120540	0					
ANR	1120672	Identifier	assert		1120540	0					
ANR	1120673	ArgumentList	! ( val & ~PLAT_DDR_CFG_SIZE )		1120540	1					
ANR	1120674	Argument	! ( val & ~PLAT_DDR_CFG_SIZE )		1120540	0					
ANR	1120675	UnaryOperationExpression	! ( val & ~PLAT_DDR_CFG_SIZE )		1120540	0					
ANR	1120676	UnaryOperator	!		1120540	0					
ANR	1120677	BitAndExpression	val & ~PLAT_DDR_CFG_SIZE		1120540	1		&			
ANR	1120678	Identifier	val		1120540	0					
ANR	1120679	Identifier	~PLAT_DDR_CFG_SIZE		1120540	1					
ANR	1120680	ExpressionStatement	val |= PLAT_DDR_CFG_MHZ	67:8:1140:1163	1120540	21	True				
ANR	1120681	AssignmentExpression	val |= PLAT_DDR_CFG_MHZ		1120540	0		|=			
ANR	1120682	Identifier	val		1120540	0					
ANR	1120683	Identifier	PLAT_DDR_CFG_MHZ		1120540	1					
ANR	1120684	ReturnStatement	return val ;	69:8:1174:1184	1120540	22	True				
ANR	1120685	Identifier	val		1120540	0					
ANR	1120686	Label	default :	71:4:1191:1198	1120540	23	True				
ANR	1120687	Identifier	default		1120540	0					
ANR	1120688	Statement	qemu_log_mask	73:8:1209:1221	1120540	24	True				
ANR	1120689	Statement	(	73:21:1222:1222	1120540	25	True				
ANR	1120690	Statement	LOG_UNIMP	73:22:1223:1231	1120540	26	True				
ANR	1120691	Statement	","	73:31:1232:1232	1120540	27	True				
ANR	1120692	Statement	"""Read platform register 0x%"""	73:33:1234:1261	1120540	28	True				
ANR	1120693	Statement	HWADDR_PRIx	73:62:1263:1273	1120540	29	True				
ANR	1120694	Statement	","	73:73:1274:1274	1120540	30	True				
ANR	1120695	Statement	addr	75:22:1299:1302	1120540	31	True				
ANR	1120696	Statement	&	75:27:1304:1304	1120540	32	True				
ANR	1120697	Statement	0xffff	75:29:1306:1311	1120540	33	True				
ANR	1120698	Statement	)	75:35:1312:1312	1120540	34	True				
ANR	1120699	ExpressionStatement		75:36:1313:1313	1120540	35	True				
ANR	1120700	ReturnStatement	return 0 ;	77:8:1324:1332	1120540	36	True				
ANR	1120701	PrimaryExpression	0		1120540	0					
ANR	1120702	ReturnType	static uint64_t		1120540	1					
ANR	1120703	Identifier	boston_platreg_read		1120540	2					
ANR	1120704	ParameterList	"void * opaque , hwaddr addr , unsigned size"		1120540	3					
ANR	1120705	Parameter	void * opaque	1:36:36:47	1120540	0	True				
ANR	1120706	ParameterType	void *		1120540	0					
ANR	1120707	Identifier	opaque		1120540	1					
ANR	1120708	Parameter	hwaddr addr	1:50:50:60	1120540	1	True				
ANR	1120709	ParameterType	hwaddr		1120540	0					
ANR	1120710	Identifier	addr		1120540	1					
ANR	1120711	Parameter	unsigned size	3:36:100:112	1120540	2	True				
ANR	1120712	ParameterType	unsigned		1120540	0					
ANR	1120713	Identifier	size		1120540	1					
ANR	1120714	CFGEntryNode	ENTRY		1120540		True				
ANR	1120715	CFGExitNode	EXIT		1120540		True				
ANR	1120716	Symbol	G_BYTE		1120540						
ANR	1120717	Symbol	PLAT_BUILD_CFG_PCIE1_EN		1120540						
ANR	1120718	Symbol	PLAT_DDR3_STATUS_CALIBRATED		1120540						
ANR	1120719	Symbol	s -> mach		1120540						
ANR	1120720	Symbol	PLAT_MMCM_DIV_MUL_SHIFT		1120540						
ANR	1120721	Symbol	LOG_UNIMP		1120540						
ANR	1120722	Symbol	PLAT_MMCM_DIV_CLK1DIV_SHIFT		1120540						
ANR	1120723	Symbol	PLAT_DDR3_STATUS_LOCKED		1120540						
ANR	1120724	Symbol	s -> cps -> gic		1120540						
ANR	1120725	Symbol	gic_freq		1120540						
ANR	1120726	Symbol	* * s		1120540						
ANR	1120727	Symbol	addr		1120540						
ANR	1120728	Symbol	PLAT_DDR_CFG_MHZ		1120540						
ANR	1120729	Symbol	val		1120540						
ANR	1120730	Symbol	PLAT_MMCM_DIV_CLK0DIV_SHIFT		1120540						
ANR	1120731	Symbol	opaque		1120540						
ANR	1120732	Symbol	PLAT_BUILD_CFG_PCIE0_EN		1120540						
ANR	1120733	Symbol	PLAT_BUILD_CFG_PCIE2_EN		1120540						
ANR	1120734	Symbol	~PLAT_DDR_CFG_SIZE		1120540						
ANR	1120735	Symbol	s -> mach -> ram_size		1120540						
ANR	1120736	Symbol	s -> cps -> gic . gic_timer		1120540						
ANR	1120737	Symbol	mips_gictimer_get_freq		1120540						
ANR	1120738	Symbol	s		1120540						
ANR	1120739	Symbol	size		1120540						
ANR	1120740	Symbol	* s -> mach		1120540						
ANR	1120741	Symbol	PLAT_MMCM_DIV_INPUT_SHIFT		1120540						
ANR	1120742	Symbol	* s -> cps		1120540						
ANR	1120743	Symbol	s -> cps		1120540						
ANR	1120744	Symbol	* s		1120540						
