GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\i2s_audio\i2s_audio.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_dac.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_eg.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_lfo.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_op.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_pg.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_timinggen.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll_patch\IKAOPLL_reg.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_player_a.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_player_s.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_vrc_a.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_vrc_s.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\msx_slot\msx_slot.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v'
Undeclared symbol 'bus_ssg_ready', assumed default net type 'wire'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v":102)
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer_core.v'
Analyzing Verilog file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v'
Undeclared symbol 'slot_reset_n', assumed default net type 'wire'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":146)
Undeclared symbol 'slot_int', assumed default net type 'wire'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":152)
Undeclared symbol 'slot_data_dir', assumed default net type 'wire'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":153)
Analyzing VHDL file 'D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\sn76489_audio\src\sn76489_audio.vhd'
Analyzing entity 'sn76489_audio'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\sn76489_audio\src\sn76489_audio.vhd":108)
Analyzing architecture 'rtl'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\sn76489_audio\src\sn76489_audio.vhd":136)
Compiling module 'y8960cartridge_tangprimer25k'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":58)
Compiling module 'msx_slot'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\msx_slot\msx_slot.v":58)
Compiling module 'msx_timer'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v":58)
Compiling module 'msx_timer_core'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer_core.v":58)
Compiling module 'dual_ssg(BUILTIN=0)'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v":58)
Compiling module 'ssg_core(builtin=0)'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v":58)
Compiling module 'ssg_core(core_number=1'b1)'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v":58)
Compiling module 'i2s_audio'("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\i2s_audio\i2s_audio.v":58)
WARN  (EX1998) : Net 'bus_ready' does not have a driver("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":100)
WARN  (EX1998) : Net 'bus_rdata[7]' does not have a driver("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":102)
WARN  (EX1998) : Net 'bus_rdata_en' does not have a driver("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":103)
WARN  (EX1998) : Net 'slot_reset_n' does not have a driver("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":146)
NOTE  (EX0101) : Current top module is "y8960cartridge_tangprimer25k"
WARN  (EX0211) : The output port "bus_ready" of module "dual_ssg(BUILTIN=0)" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v":68)
WARN  (EX0211) : The output port "bus_ready" of module "ssg_core(builtin=0)" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v":69)
WARN  (EX0211) : The output port "bus_ready" of module "ssg_core(core_number=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v":69)
WARN  (EX0211) : The output port "slot_wait" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":70)
WARN  (EX0211) : The output port "slot_intr" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":71)
WARN  (EX0211) : The output port "slot_busdir" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":72)
WARN  (EX0211) : The output port "flash_spi_clk" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":79)
WARN  (EX0211) : The output port "flash_spi_cs_n" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":80)
WARN  (EX0211) : The output port "flash_spi_wp_n" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":81)
WARN  (EX0211) : The output port "flash_spi_hold_n" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":82)
WARN  (EX0211) : The output port "flash_spi_mosi" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":84)
WARN  (EX0211) : The output port "psram_ce_n" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":86)
WARN  (EX0211) : The output port "psram_sclk" of module "y8960cartridge_tangprimer25k" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":87)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk_50m is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":60)
WARN  (CV0016) : Input slot_reset is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":62)
WARN  (CV0016) : Input slot_sltsl is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":65)
WARN  (CV0016) : Input slot_mereq_n is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":66)
WARN  (CV0016) : Input flash_spi_miso is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":83)
WARN  (CV0016) : Input dipsw is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":90)
WARN  (CV0017) : Inout psram_sio is unused("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":88)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "dual_ssg" instantiated to "u_dual_ssg" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":218)
WARN  (NL0002) : The module "ssg_core" instantiated to "ssg_core0" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v":110)
WARN  (NL0002) : The module "ssg_core" instantiated to "ssg_core1" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v":131)
WARN  (NL0002) : The module "i2s_audio" instantiated to "u_i2s" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":233)
WARN  (NL0002) : The module "msx_slot" instantiated to "u_msx_slot" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":163)
WARN  (NL0002) : The module "msx_timer" instantiated to "u_msx_timer" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v":178)
WARN  (NL0002) : The module "msx_timer_core" instantiated to "u_msx_timer_core0" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v":262)
WARN  (NL0002) : The module "msx_timer_core" instantiated to "u_msx_timer_core1" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v":277)
WARN  (NL0002) : The module "msx_timer_core" instantiated to "u_msx_timer_core2" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v":292)
WARN  (NL0002) : The module "msx_timer_core" instantiated to "u_msx_timer_core3" is swept in optimizing("D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v":307)
[95%] Generate netlist file "D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\impl\gwsynthesis\Y8960_Cartridge_TangPrimer25K.vg" completed
[100%] Generate report file "D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\impl\gwsynthesis\Y8960_Cartridge_TangPrimer25K_syn.rpt.html" completed
GowinSynthesis finish
