Begin System Initialization
Create Virtual Memory
Write CPU 1's Instructions to Memory
Check Instructions after writing to memory
Instruction #0: flw f0, 32(x1)
Instruction #1: fadd.s f4, f0, f2
Instruction #2: fsw f4, 32(x1)
Instruction #3: addi x1, x1, -8
Instruction #4: bne x1, x2, -20
Instruction #5: addi x0, x0, 0
Instruction #6: addi x0, x0, 0
Instruction #7: addi x0, x0, 0
Instruction #8: addi x0, x0, 0
Write CPU 2's Instructions to Memory
Check Instructions after writing to memory
Instruction #64: flw f0, 32(x1)
Instruction #65: fadd.s f4, f0, f2
Instruction #66: fsw f4, 32(x1)
Instruction #67: addi x1, x1, -8
Instruction #68: bne x1, x2, -20
Instruction #69: addi x0, x0, 0
Instruction #70: addi x0, x0, 0
Instruction #71: addi x0, x0, 0
Instruction #72: addi x0, x0, 0
Fill ranges 0x400-0xBFF with random values
========================Create MemBus=======================
=========================Create CPU=========================
======================Simulation Begin======================

=====================Simulation Loop #1=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 10
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #2=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 20
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #3=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 30
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #4=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 160
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 40
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #5=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 50
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #6=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 60
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #7=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 70
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #8=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 80
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #9=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 90
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #10=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 100
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #11=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 160
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 110
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #12=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 160
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 120
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #13=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 130
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #14=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 140
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #15=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 150
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #16=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 160
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #17=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 170
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #18=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 180
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #19=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 190
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #20=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 152
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 200
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #21=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 210
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #22=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 220
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #23=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 230
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #24=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 240
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #25=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 250
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #26=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 260
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #27=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 152
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 270
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #28=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 152
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 280
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #29=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************CPU:1 Current Event**************
****************************************
Clock ticks: 290
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #30=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 300
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #31=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 310
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #32=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 320
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #33=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 330
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #34=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 340
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #35=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 350
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #36=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 144
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 360
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #37=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 370
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #38=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 380
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #39=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 390
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #40=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 400
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #41=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 410
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #42=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 420
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #43=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 144
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 430
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #44=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 144
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 440
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #45=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************CPU:1 Current Event**************
****************************************
Clock ticks: 450
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #46=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 460
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #47=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 470
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #48=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 480
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #49=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 490
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #50=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 500
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #51=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 510
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #52=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 136
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 520
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #53=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 530
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #54=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 540
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #55=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 550
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #56=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 560
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #57=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 570
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #58=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 580
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #59=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 136
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 590
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #60=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 136
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 600
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #61=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************CPU:1 Current Event**************
****************************************
Clock ticks: 610
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #62=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 620
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #63=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 630
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #64=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 640
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #65=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 650
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #66=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 660
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #67=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 670
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #68=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 128
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 680
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #69=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 690
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #70=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 700
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #71=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 710
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #72=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 720
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #73=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 730
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #74=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 740
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #75=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 128
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 750
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #76=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 128
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 760
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #77=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************CPU:1 Current Event**************
****************************************
Clock ticks: 770
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #78=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 780
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #79=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 790
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #80=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 800
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #81=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 810
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #82=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 820
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #83=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 830
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #84=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 120
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 840
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #85=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 850
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #86=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 860
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #87=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 870
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #88=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 880
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #89=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 890
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #90=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 900
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #91=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 120
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 910
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #92=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 120
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 920
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #93=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************CPU:1 Current Event**************
****************************************
Clock ticks: 930
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #94=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 940
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #95=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 950
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #96=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 960
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #97=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 970
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #98=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 980
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #99=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 990
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #100=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 112
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1000
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #101=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1010
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #102=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1020
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #103=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1030
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #104=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1040
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #105=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1050
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #106=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1060
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #107=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 112
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1070
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #108=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 112
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1080
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #109=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1090
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #110=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1100
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #111=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1110
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #112=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1120
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #113=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1130
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #114=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1140
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #115=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1150
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #116=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 104
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1160
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #117=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1170
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #118=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1180
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #119=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1190
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #120=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1200
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #121=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1210
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #122=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1220
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #123=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 104
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1230
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #124=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 104
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1240
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #125=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1250
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #126=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1260
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #127=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1270
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #128=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1280
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #129=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1290
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #130=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1300
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #131=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1310
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #132=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 96
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1320
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #133=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1330
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #134=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1340
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #135=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1350
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #136=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1360
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #137=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1370
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #138=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1380
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #139=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 96
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1390
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #140=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 96
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1400
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #141=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1410
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #142=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1420
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #143=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1430
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #144=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1440
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #145=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1450
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #146=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1460
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #147=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1470
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #148=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 88
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1480
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #149=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1490
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #150=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1500
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #151=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1510
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #152=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1520
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #153=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1530
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #154=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1540
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #155=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 88
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1550
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #156=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 88
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1560
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #157=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1570
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #158=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1580
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #159=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1590
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #160=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1600
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #161=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1610
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #162=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1620
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #163=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1630
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #164=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 80
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1640
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #165=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1650
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #166=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1660
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #167=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1670
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #168=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1680
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #169=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1690
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #170=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1700
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #171=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 80
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1710
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #172=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 80
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1720
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #173=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1730
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #174=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1740
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #175=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1750
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #176=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1760
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #177=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1770
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #178=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1780
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #179=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1790
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #180=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 72
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1800
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #181=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1810
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #182=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1820
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #183=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1830
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #184=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1840
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #185=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1850
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #186=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1860
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #187=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 72
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1870
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #188=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 72
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1880
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #189=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1890
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #190=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1900
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #191=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1910
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #192=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1920
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #193=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1930
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #194=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1940
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #195=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1950
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #196=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 64
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1960
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #197=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1970
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #198=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1980
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #199=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 1990
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #200=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2000
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #201=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2010
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #202=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2020
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #203=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 64
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2030
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #204=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 64
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2040
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #205=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2050
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #206=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2060
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #207=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2070
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #208=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2080
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #209=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2090
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #210=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2100
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #211=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2110
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #212=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 56
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2120
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #213=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2130
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #214=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2140
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #215=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2150
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #216=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2160
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #217=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2170
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #218=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2180
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #219=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 56
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2190
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #220=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 56
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2200
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #221=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2210
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #222=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2220
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #223=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2230
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #224=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2240
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #225=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2250
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #226=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2260
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #227=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2270
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #228=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 48
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2280
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #229=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2290
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #230=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2300
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #231=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2310
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #232=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2320
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #233=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2330
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #234=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2340
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #235=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 48
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2350
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #236=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 48
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2360
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #237=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2370
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #238=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2380
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #239=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2390
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #240=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2400
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #241=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2410
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #242=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2420
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #243=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2430
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #244=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 40
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2440
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #245=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2450
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #246=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2460
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #247=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2470
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #248=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2480
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #249=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2490
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #250=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2500
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #251=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 40
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2510
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #252=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 40
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2520
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #253=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2530
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #254=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2540
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #255=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2550
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #256=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2560
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #257=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2570
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #258=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2580
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #259=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2590
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #260=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 32
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2600
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #261=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2610
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #262=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2620
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #263=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2630
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #264=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2640
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #265=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2650
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #266=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2660
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #267=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 24
Data in rs1: 32
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 24
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2670
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #268=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 24
Data in rs1: 32
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 24
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2680
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #269=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2690
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #270=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2700
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #271=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2710
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #272=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2720
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #273=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2730
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #274=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2740
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #275=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2750
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #276=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 24
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2760
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #277=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2770
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #278=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2780
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #279=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2790
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #280=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2800
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #281=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2810
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #282=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2820
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #283=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 16
Data in rs1: 24
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 16
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2830
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #284=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 16
Data in rs1: 24
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 16
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2840
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #285=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2850
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #286=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2860
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #287=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2870
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #288=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2880
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #289=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2890
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #290=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2900
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #291=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2910
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #292=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 16
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2920
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #293=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2930
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #294=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2940
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #295=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2950
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #296=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2960
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #297=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2970
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #298=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2980
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #299=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 8
Data in rs1: 16
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 8
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 2990
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #300=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 8
Data in rs1: 16
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 8
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3000
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #301=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3010
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #302=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3020
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #303=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3030
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #304=====================
Start Cycle for CPU:1
Control Hazard detected in: Memory
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3040
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #305=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000000001010000000000111
Assembly Instruction: flw f0, 32(x1)
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3050
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #306=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000001001010011
Assembly Instruction: fadd.s f4, f0, f2
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3060
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #307=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3070
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #308=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 8
Memory Bus Access:
CPU 1 reads from address: 0x200: 0b00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3080
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #309=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3090
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #310=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000010000100100100000000100111
Assembly Instruction: fsw f4, 32(x1)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3100
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #311=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3110
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #312=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3120
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #313=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b11111111100000001000000010010011
Assembly Instruction: addi x1, x1, -8
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3130
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #314=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b11111110001000001001011011100011
Assembly Instruction: bne x1, x2, -20
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3140
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #315=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 8
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
Memory Bus Access:
CPU 1 writes to address 220: 00000000000000000000000000000000
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3150
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #316=====================
Start Cycle for CPU:1
Fetch stage flushed:
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 8
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3160
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #317=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3170
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #318=====================
Start Cycle for CPU:1
Fetch stage flushed:
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3180
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #319=====================
Start Cycle for CPU:1
Fetch stage flushed:
Control Hazard detected in: Execute
/////////////Execute Stage/////////////
Branch check: False
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 20
Data in rs2: -20
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3190
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #320=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3200
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #321=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3210
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************

=====================Simulation Loop #322=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3220
PC at start of cycle: 0x1c
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #323=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3230
PC at start of cycle: 0x20
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #324=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3240
PC at start of cycle: 0x20
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #325=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3250
PC at start of cycle: 0x20
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #326=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3260
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #327=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000000000010011
Assembly Instruction: addi x0, x0, 0
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3270
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #328=====================
Start Cycle for CPU:1
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3280
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #329=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3290
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #330=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3300
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #331=====================
Start Cycle for CPU:1
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3310
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #332=====================
Start Cycle for CPU:1
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3320
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #333=====================
Start Cycle for CPU:1
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3330
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #334=====================
Start Cycle for CPU:1
All Stages of the data path are empty. Resetting CPU.
*************CPU:1 Current Event**************
****************************************
Clock ticks: 3340
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=======================Simulation Ended=======================
***********CPU:1 Event Queue************
****************************************
Clock ticks: 10
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 20
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 30
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 40
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 50
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 60
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 70
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 80
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 90
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 100
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 110
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 120
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 130
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 140
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 150
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 160
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 170
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 180
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 190
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 200
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 210
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 220
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 230
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 240
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 250
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 260
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 270
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 280
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 290
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 300
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 310
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 320
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 330
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 340
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 350
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 360
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 370
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 380
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 390
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 400
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 410
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 420
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 430
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 440
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 450
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 460
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 470
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 480
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 490
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 500
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 510
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 520
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 530
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 540
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 550
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 560
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 570
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 580
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 590
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 600
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 610
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 620
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 630
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 640
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 650
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 660
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 670
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 680
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 690
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 700
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 710
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 720
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 730
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 740
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 750
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 760
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 770
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 780
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 790
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 800
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 810
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 820
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 830
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 840
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 850
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 860
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 870
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 880
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 890
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 900
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 910
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 920
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 930
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 940
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 950
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 960
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 970
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 980
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 990
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1000
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1010
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1020
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1030
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1040
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1050
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1060
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1070
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1080
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1090
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1100
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1110
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1120
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1130
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1140
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1150
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1160
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1170
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1180
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1190
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1200
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1210
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1220
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1230
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1240
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1250
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1260
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1270
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1280
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1290
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1300
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1310
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1320
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1330
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1340
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1350
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1360
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1370
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1380
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1390
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1400
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1410
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1420
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1430
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1440
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1450
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1460
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1470
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1480
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1490
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1500
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1510
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1520
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1530
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1540
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1550
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1560
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1570
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1580
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1590
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1600
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1610
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1620
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1630
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1640
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1650
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1660
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1670
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1680
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1690
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1700
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1710
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1720
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1730
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1740
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1750
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1760
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1770
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1780
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1790
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1800
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1810
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1820
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1830
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1840
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1850
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 1860
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1870
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1880
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1890
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 1900
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 1910
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1920
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1930
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 1940
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1950
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1960
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1970
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 1980
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 1990
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2000
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2010
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2020
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2030
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2040
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2050
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2060
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2070
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2080
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2090
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2100
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2110
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2120
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2130
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2140
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2150
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2160
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2170
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2180
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2190
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2200
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2210
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2220
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2230
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2240
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2250
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2260
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2270
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2280
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2290
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2300
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2310
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2320
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2330
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2340
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2350
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2360
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2370
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2380
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2390
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2400
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2410
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2420
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2430
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2440
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2450
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2460
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2470
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2480
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2490
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2500
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2510
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2520
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2530
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2540
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2550
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2560
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2570
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2580
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2590
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2600
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2610
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2620
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2630
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2640
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2650
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2660
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2670
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2680
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2690
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2700
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2710
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2720
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2730
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2740
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2750
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2760
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2770
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2780
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2790
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2800
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2810
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2820
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2830
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2840
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2850
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 2860
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 2870
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2880
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2890
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 2900
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2910
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2920
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2930
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2940
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 2950
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2960
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2970
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 2980
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 2990
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3000
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3010
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 3020
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 3030
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3040
PC at start of cycle: 0x14
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3050
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 3060
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3070
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3080
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3090
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3100
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************
****************************************
Clock ticks: 3110
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3120
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3130
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************
****************************************
Clock ticks: 3140
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -20
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3150
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3160
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3170
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************
****************************************
Clock ticks: 3180
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -20
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************
****************************************
Clock ticks: 3190
PC at start of cycle: 0x18
PC at end of cycle: 0x14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -20
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3200
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -20
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3210
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -20
****************************************
****************************************
Clock ticks: 3220
PC at start of cycle: 0x1c
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3230
PC at start of cycle: 0x20
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3240
PC at start of cycle: 0x20
PC at end of cycle: 0x20
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************
****************************************
Clock ticks: 3250
PC at start of cycle: 0x20
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3260
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3270
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************
****************************************
Clock ticks: 3280
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3290
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3300
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************
****************************************
Clock ticks: 3310
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3320
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************
****************************************
Clock ticks: 3330
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************
****************************************
Clock ticks: 3340
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************
*********Executed Instructions**********
Instruction #0:	flw f0, 32(x1)
Instruction #1:	fadd.s f4, f0, f2
Instruction #2:	fsw f4, 32(x1)
Instruction #3:	addi x1, x1, -8
Instruction #4:	bne x1, x2, -20
Instruction #5:	flw f0, 32(x1)
Instruction #6:	fadd.s f4, f0, f2
Instruction #7:	fsw f4, 32(x1)
Instruction #8:	addi x1, x1, -8
Instruction #9:	bne x1, x2, -20
Instruction #10:	flw f0, 32(x1)
Instruction #11:	fadd.s f4, f0, f2
Instruction #12:	fsw f4, 32(x1)
Instruction #13:	addi x1, x1, -8
Instruction #14:	bne x1, x2, -20
Instruction #15:	flw f0, 32(x1)
Instruction #16:	fadd.s f4, f0, f2
Instruction #17:	fsw f4, 32(x1)
Instruction #18:	addi x1, x1, -8
Instruction #19:	bne x1, x2, -20
Instruction #20:	flw f0, 32(x1)
Instruction #21:	fadd.s f4, f0, f2
Instruction #22:	fsw f4, 32(x1)
Instruction #23:	addi x1, x1, -8
Instruction #24:	bne x1, x2, -20
Instruction #25:	flw f0, 32(x1)
Instruction #26:	fadd.s f4, f0, f2
Instruction #27:	fsw f4, 32(x1)
Instruction #28:	addi x1, x1, -8
Instruction #29:	bne x1, x2, -20
Instruction #30:	flw f0, 32(x1)
Instruction #31:	fadd.s f4, f0, f2
Instruction #32:	fsw f4, 32(x1)
Instruction #33:	addi x1, x1, -8
Instruction #34:	bne x1, x2, -20
Instruction #35:	flw f0, 32(x1)
Instruction #36:	fadd.s f4, f0, f2
Instruction #37:	fsw f4, 32(x1)
Instruction #38:	addi x1, x1, -8
Instruction #39:	bne x1, x2, -20
Instruction #40:	flw f0, 32(x1)
Instruction #41:	fadd.s f4, f0, f2
Instruction #42:	fsw f4, 32(x1)
Instruction #43:	addi x1, x1, -8
Instruction #44:	bne x1, x2, -20
Instruction #45:	flw f0, 32(x1)
Instruction #46:	fadd.s f4, f0, f2
Instruction #47:	fsw f4, 32(x1)
Instruction #48:	addi x1, x1, -8
Instruction #49:	bne x1, x2, -20
Instruction #50:	flw f0, 32(x1)
Instruction #51:	fadd.s f4, f0, f2
Instruction #52:	fsw f4, 32(x1)
Instruction #53:	addi x1, x1, -8
Instruction #54:	bne x1, x2, -20
Instruction #55:	flw f0, 32(x1)
Instruction #56:	fadd.s f4, f0, f2
Instruction #57:	fsw f4, 32(x1)
Instruction #58:	addi x1, x1, -8
Instruction #59:	bne x1, x2, -20
Instruction #60:	flw f0, 32(x1)
Instruction #61:	fadd.s f4, f0, f2
Instruction #62:	fsw f4, 32(x1)
Instruction #63:	addi x1, x1, -8
Instruction #64:	bne x1, x2, -20
Instruction #65:	flw f0, 32(x1)
Instruction #66:	fadd.s f4, f0, f2
Instruction #67:	fsw f4, 32(x1)
Instruction #68:	addi x1, x1, -8
Instruction #69:	bne x1, x2, -20
Instruction #70:	flw f0, 32(x1)
Instruction #71:	fadd.s f4, f0, f2
Instruction #72:	fsw f4, 32(x1)
Instruction #73:	addi x1, x1, -8
Instruction #74:	bne x1, x2, -20
Instruction #75:	flw f0, 32(x1)
Instruction #76:	fadd.s f4, f0, f2
Instruction #77:	fsw f4, 32(x1)
Instruction #78:	addi x1, x1, -8
Instruction #79:	bne x1, x2, -20
Instruction #80:	flw f0, 32(x1)
Instruction #81:	fadd.s f4, f0, f2
Instruction #82:	fsw f4, 32(x1)
Instruction #83:	addi x1, x1, -8
Instruction #84:	bne x1, x2, -20
Instruction #85:	flw f0, 32(x1)
Instruction #86:	fadd.s f4, f0, f2
Instruction #87:	fsw f4, 32(x1)
Instruction #88:	addi x1, x1, -8
Instruction #89:	bne x1, x2, -20
Instruction #90:	flw f0, 32(x1)
Instruction #91:	fadd.s f4, f0, f2
Instruction #92:	fsw f4, 32(x1)
Instruction #93:	addi x1, x1, -8
Instruction #94:	bne x1, x2, -20
Instruction #95:	flw f0, 32(x1)
Instruction #96:	fadd.s f4, f0, f2
Instruction #97:	fsw f4, 32(x1)
Instruction #98:	addi x1, x1, -8
Instruction #99:	bne x1, x2, -20
Instruction #100:	addi x0, x0, 0
Instruction #101:	addi x0, x0, 0
Instruction #102:	addi x0, x0, 0
Instruction #103:	addi x0, x0, 0
