// Seed: 3622972732
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri1 module_0,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    output wire id_13,
    input supply0 id_14,
    input uwire id_15,
    input uwire id_16,
    input tri id_17,
    input tri1 id_18,
    output tri id_19,
    output supply1 id_20,
    input tri id_21,
    input uwire id_22,
    input uwire id_23,
    input wor id_24,
    input uwire id_25,
    input wor id_26,
    input tri id_27,
    input tri id_28,
    input supply0 id_29,
    output uwire id_30,
    input wand id_31,
    input supply0 id_32,
    input supply0 id_33,
    input supply1 id_34,
    input supply0 id_35,
    input tri0 id_36,
    input tri id_37,
    output supply0 id_38,
    output tri0 id_39,
    input wire id_40
);
  nmos (1, 1, 1);
  assign id_12 = 1 == id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    output tri1 id_4
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
