
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[REF] x86/tlb: just do tlb flush on one of siblings of SMT - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [REF] x86/tlb: just do tlb flush on one of siblings of SMT</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=81471">Alex Shi</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>April 6, 2016, 3:14 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1459912457-5630-1-git-send-email-alex.shi@linaro.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/8757841/mbox/"
   >mbox</a>
|
   <a href="/patch/8757841/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/8757841/">/patch/8757841/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id 977D69F39A
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Apr 2016 03:17:54 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id AB94A2025A
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Apr 2016 03:17:53 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 98CF12034E
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Apr 2016 03:17:52 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1760631AbcDFDRs (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 5 Apr 2016 23:17:48 -0400
Received: from mail-pa0-f48.google.com ([209.85.220.48]:34912 &quot;EHLO
	mail-pa0-f48.google.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752812AbcDFDRr (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 5 Apr 2016 23:17:47 -0400
Received: by mail-pa0-f48.google.com with SMTP id td3so23520827pab.2
	for &lt;linux-kernel@vger.kernel.org&gt;;
	Tue, 05 Apr 2016 20:17:46 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id;
	bh=R/iz/EDhAeqwlfk5UUm1y5Etyap1+nvCPvyOKbfCR+Q=;
	b=JHGJc4dqku9vf9lZ6/SbZx58+hPpF3q7DcKmXm/Bi9gjpX4gmmULuGWjedK94z8agt
	HUfMs7P213sMPZ0EZ891FXOF+1f0cdKzLCM1R5dGsMdS/+xr2JrTH5+iAD9ELC++QZfS
	mWBG90WiBWYW91pmQlOEWawqeD/KyMMooteL8=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20130820;
	h=x-gm-message-state:from:to:cc:subject:date:message-id;
	bh=R/iz/EDhAeqwlfk5UUm1y5Etyap1+nvCPvyOKbfCR+Q=;
	b=h7YcFRCpIY1qWRBFKv71vYuX7AqSJbNH4B+oT3UHtZVk6O05gk+eJM003GsAm/4Y/0
	PIBWtV+Mx2oaPwsw3KU8CK3Uddo25l5XaS7pGT6otHPe4E0N3K7irOiVcmpJIQ1U3I8B
	UlH0EYSXqujpM6x9jSy6TpKs7gzPO6xGMLHlrBr8iDtqEUL2CMa+jnOV6dt1fDq2PHJF
	ERANKAFWxhRkjwwC5DM6ylHHr00TYuurPJFZEx+VNKaLMaQQ/K2jb+AtHjnfl3rqIwus
	7qMzZstAo+smMdaieiR4VFdvgMc5mrbwg2YB+24eUFuAdWn8BMiKp9b/IhWrcnRGn+1v
	C0zQ==
X-Gm-Message-State: AD7BkJJ8BjnfNBgdfRkVJBMkwhpUZ5Tcu2MMOWCT9BpV6lg9l0yK5Wrxl/TiVhb/uQaEQPIW
X-Received: by 10.66.246.234 with SMTP id xz10mr67575868pac.49.1459912665430;
	Tue, 05 Apr 2016 20:17:45 -0700 (PDT)
Received: from localhost.localdomain ([139.59.249.186])
	by smtp.gmail.com with ESMTPSA id
	h19sm679376pfh.43.2016.04.05.20.17.41
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
	Tue, 05 Apr 2016 20:17:44 -0700 (PDT)
From: Alex Shi &lt;alex.shi@linaro.org&gt;
To: Thomas Gleixner &lt;tglx@linutronix.de&gt;, Ingo Molnar &lt;mingo@redhat.com&gt;,
	&quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;,
	x86@kernel.org (maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)),
	linux-kernel@vger.kernel.org (open list:X86 ARCHITECTURE (32-BIT AND
	64-BIT))
Cc: Alex Shi &lt;alex.shi@linaro.org&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;,
	Andy Lutomirski &lt;luto@kernel.org&gt;, Rik van Riel &lt;riel@redhat.com&gt;
Subject: [REF PATCH] x86/tlb: just do tlb flush on one of siblings of SMT
Date: Wed,  6 Apr 2016 11:14:17 +0800
Message-Id: &lt;1459912457-5630-1-git-send-email-alex.shi@linaro.org&gt;
X-Mailer: git-send-email 2.7.2.333.g70bd996
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-8.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=81471">Alex Shi</a> - April 6, 2016, 3:14 a.m.</div>
<pre class="content">
It seems Intel core still share the TLB pool, flush both of threads&#39; TLB
just cause a extra useless IPI and a extra flush. The extra flush will 
flush out TLB again which another thread just introduced.
That&#39;s double waste.

The micro testing show memory access can save about 25% time on my 
haswell i7 desktop.
munmap source code is here: https://lkml.org/lkml/2012/5/17/59

test result on Kernel v4.5.0:
$/home/alexs/bin/perf stat -e dTLB-load-misses,dTLB-loads,dTLB-store-misses,dTLB-stores,iTLB-load-misses,iTLB-loads -e tlb:tlb_flush munmap -n 64 -t 16
munmap use 57ms 14072ns/time, memory access uses 48356 times/thread/ms, cost 20ns/time

 Performance counter stats for &#39;/home/alexs/backups/exec-laptop/tlb/munmap -n 64 -t 16&#39;:

        18,739,808      dTLB-load-misses          #    2.47% of all dTLB cache hits   (43.05%)
       757,380,911      dTLB-loads                                                    (34.34%)
         2,125,275      dTLB-store-misses                                             (32.23%)
       318,307,759      dTLB-stores                                                   (46.32%)
            32,765      iTLB-load-misses          #    2.03% of all iTLB cache hits   (56.90%)
         1,616,237      iTLB-loads                                                    (44.47%)
            41,476      tlb:tlb_flush

       1.443484546 seconds time elapsed

/proc/vmstat/nr_tlb_remote_flush increased: 4616
/proc/vmstat/nr_tlb_remote_flush_received increased: 32262

test result on Kernel v4.5.0 + this patch:
$/home/alexs/bin/perf stat -e dTLB-load-misses,dTLB-loads,dTLB-store-misses,dTLB-stores,iTLB-load-misses,iTLB-loads -e tlb:tlb_flush munmap -n 64 -t 16
munmap use 48ms 11933ns/time, memory access uses 59966 times/thread/ms, cost 16ns/time

 Performance counter stats for &#39;/home/alexs/backups/exec-laptop/tlb/munmap -n 64 -t 16&#39;:

        15,984,772      dTLB-load-misses          #    1.89% of all dTLB cache hits   (41.72%)
       844,099,241      dTLB-loads                                                    (33.30%)
         1,328,102      dTLB-store-misses                                             (52.13%)
       280,902,875      dTLB-stores                                                   (52.03%)
            27,678      iTLB-load-misses          #    1.67% of all iTLB cache hits   (35.35%)
         1,659,550      iTLB-loads                                                    (38.38%)
            25,137      tlb:tlb_flush

       1.428880301 seconds time elapsed

/proc/vmstat/nr_tlb_remote_flush increased: 4616
/proc/vmstat/nr_tlb_remote_flush_received increased: 15912

BTW, 
This change isn&#39;t architecturally guaranteed.
<span class="signed-off-by">
Signed-off-by: Alex Shi &lt;alex.shi@linaro.org&gt;</span>
Cc: Andrew Morton &lt;akpm@linux-foundation.org&gt;
To: linux-kernel@vger.kernel.org
To: Mel Gorman &lt;mgorman@suse.de&gt;
To: x86@kernel.org
To: &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;
To: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Rik van Riel &lt;riel@redhat.com&gt;
Cc: Alex Shi &lt;alex.shi@linaro.org&gt;
---
 arch/x86/mm/tlb.c | 21 ++++++++++++++++++++-
 1 file changed, 20 insertions(+), 1 deletion(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=41531">Andy Lutomirski</a> - April 6, 2016, 4:47 a.m.</div>
<pre class="content">
On Apr 5, 2016 8:17 PM, &quot;Alex Shi&quot; &lt;alex.shi@linaro.org&gt; wrote:
<span class="quote">&gt;</span>
<span class="quote">&gt; It seems Intel core still share the TLB pool, flush both of threads&#39; TLB</span>
<span class="quote">&gt; just cause a extra useless IPI and a extra flush. The extra flush will</span>
<span class="quote">&gt; flush out TLB again which another thread just introduced.</span>
<span class="quote">&gt; That&#39;s double waste.</span>

Do you have a reference in both the SDM and the APM for this?

Do we have a guarantee that this serialized the front end such that
the non-targetted sibling won&#39;t execute an instruction that it decoded
from a stale translation?

This will conflict rather deeply with my PCID series, too.

--Andy
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=81471">Alex Shi</a> - April 6, 2016, 5:15 a.m.</div>
<pre class="content">
On 04/06/2016 12:47 PM, Andy Lutomirski wrote:
<span class="quote">&gt; On Apr 5, 2016 8:17 PM, &quot;Alex Shi&quot; &lt;alex.shi@linaro.org&gt; wrote:</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; It seems Intel core still share the TLB pool, flush both of threads&#39; TLB</span>
<span class="quote">&gt;&gt; just cause a extra useless IPI and a extra flush. The extra flush will</span>
<span class="quote">&gt;&gt; flush out TLB again which another thread just introduced.</span>
<span class="quote">&gt;&gt; That&#39;s double waste.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Do you have a reference in both the SDM and the APM for this?</span>

No. as I said in the end of commit log. There are no any official
guarantee for this usage, but it seems working widely in Intel CPUs.

And the performance benefit is so tempted...
Is there Intel&#39;s guys like to dig it more? :)
<span class="quote">
&gt; </span>
<span class="quote">&gt; Do we have a guarantee that this serialized the front end such that</span>
<span class="quote">&gt; the non-targetted sibling won&#39;t execute an instruction that it decoded</span>
<span class="quote">&gt; from a stale translation?</span>

Is your worrying an evidence for my guess? Otherwise the stale
instruction happens either before IPI coming in... :)
<span class="quote">&gt; </span>
<span class="quote">&gt; This will conflict rather deeply with my PCID series, too.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; --Andy</span>
<span class="quote">&gt;</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="p_header">index 8f4cc3d..6510316 100644</span>
<span class="p_header">--- a/arch/x86/mm/tlb.c</span>
<span class="p_header">+++ b/arch/x86/mm/tlb.c</span>
<span class="p_chunk">@@ -134,7 +134,10 @@</span> <span class="p_context"> void native_flush_tlb_others(const struct cpumask *cpumask,</span>
 				 struct mm_struct *mm, unsigned long start,
 				 unsigned long end)
 {
<span class="p_add">+	int cpu;</span>
 	struct flush_tlb_info info;
<span class="p_add">+	cpumask_t flush_mask, *sblmask;</span>
<span class="p_add">+</span>
 	info.flush_mm = mm;
 	info.flush_start = start;
 	info.flush_end = end;
<span class="p_chunk">@@ -151,7 +154,23 @@</span> <span class="p_context"> void native_flush_tlb_others(const struct cpumask *cpumask,</span>
 								&amp;info, 1);
 		return;
 	}
<span class="p_del">-	smp_call_function_many(cpumask, flush_tlb_func, &amp;info, 1);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (unlikely(smp_num_siblings &lt;= 1)) {</span>
<span class="p_add">+		smp_call_function_many(cpumask, flush_tlb_func, &amp;info, 1);</span>
<span class="p_add">+		return;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	/* Only one flush needed on both siblings of SMT */</span>
<span class="p_add">+	cpumask_copy(&amp;flush_mask, cpumask);</span>
<span class="p_add">+	for_each_cpu(cpu, &amp;flush_mask) {</span>
<span class="p_add">+		sblmask = topology_sibling_cpumask(cpu);</span>
<span class="p_add">+		if (!cpumask_subset(sblmask, &amp;flush_mask))</span>
<span class="p_add">+			continue;</span>
<span class="p_add">+</span>
<span class="p_add">+		cpumask_clear_cpu(cpumask_next(cpu, sblmask), &amp;flush_mask);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	smp_call_function_many(&amp;flush_mask, flush_tlb_func, &amp;info, 1);</span>
 }
 
 void flush_tlb_current_task(void)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



