--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lukas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eightBitsAdder.twx eightBitsAdder.ncd -o eightBitsAdder.twr
eightBitsAdder.pcf

Design file:              eightBitsAdder.ncd
Physical constraint file: eightBitsAdder.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |   13.565|
A<0>           |S<0>           |    6.887|
A<0>           |S<1>           |    7.592|
A<0>           |S<2>           |    8.203|
A<0>           |S<3>           |    9.419|
A<0>           |S<4>           |   10.917|
A<0>           |S<5>           |   11.804|
A<0>           |S<6>           |   12.864|
A<0>           |S<7>           |   13.411|
A<1>           |Cout           |   12.828|
A<1>           |S<1>           |    6.836|
A<1>           |S<2>           |    7.466|
A<1>           |S<3>           |    8.682|
A<1>           |S<4>           |   10.180|
A<1>           |S<5>           |   11.067|
A<1>           |S<6>           |   12.127|
A<1>           |S<7>           |   12.674|
A<2>           |Cout           |   11.697|
A<2>           |S<2>           |    6.316|
A<2>           |S<3>           |    7.551|
A<2>           |S<4>           |    9.049|
A<2>           |S<5>           |    9.936|
A<2>           |S<6>           |   10.996|
A<2>           |S<7>           |   11.543|
A<3>           |Cout           |   11.147|
A<3>           |S<3>           |    6.942|
A<3>           |S<4>           |    8.499|
A<3>           |S<5>           |    9.386|
A<3>           |S<6>           |   10.446|
A<3>           |S<7>           |   10.993|
A<4>           |Cout           |   10.028|
A<4>           |S<4>           |    7.380|
A<4>           |S<5>           |    8.267|
A<4>           |S<6>           |    9.327|
A<4>           |S<7>           |    9.874|
A<5>           |Cout           |    8.956|
A<5>           |S<5>           |    7.070|
A<5>           |S<6>           |    8.255|
A<5>           |S<7>           |    8.802|
A<6>           |Cout           |    7.823|
A<6>           |S<6>           |    7.015|
A<6>           |S<7>           |    7.669|
A<7>           |Cout           |    7.226|
A<7>           |S<7>           |    6.884|
B<0>           |Cout           |   14.168|
B<0>           |S<0>           |    7.471|
B<0>           |S<1>           |    8.195|
B<0>           |S<2>           |    8.806|
B<0>           |S<3>           |   10.022|
B<0>           |S<4>           |   11.520|
B<0>           |S<5>           |   12.407|
B<0>           |S<6>           |   13.467|
B<0>           |S<7>           |   14.014|
B<1>           |Cout           |   13.249|
B<1>           |S<1>           |    7.246|
B<1>           |S<2>           |    7.887|
B<1>           |S<3>           |    9.103|
B<1>           |S<4>           |   10.601|
B<1>           |S<5>           |   11.488|
B<1>           |S<6>           |   12.548|
B<1>           |S<7>           |   13.095|
B<2>           |Cout           |   12.296|
B<2>           |S<2>           |    6.808|
B<2>           |S<3>           |    8.150|
B<2>           |S<4>           |    9.648|
B<2>           |S<5>           |   10.535|
B<2>           |S<6>           |   11.595|
B<2>           |S<7>           |   12.142|
B<3>           |Cout           |   11.350|
B<3>           |S<3>           |    6.562|
B<3>           |S<4>           |    8.702|
B<3>           |S<5>           |    9.589|
B<3>           |S<6>           |   10.649|
B<3>           |S<7>           |   11.196|
B<4>           |Cout           |   10.318|
B<4>           |S<4>           |    7.670|
B<4>           |S<5>           |    8.557|
B<4>           |S<6>           |    9.617|
B<4>           |S<7>           |   10.164|
B<5>           |Cout           |    8.925|
B<5>           |S<5>           |    7.100|
B<5>           |S<6>           |    8.224|
B<5>           |S<7>           |    8.771|
B<6>           |Cout           |    8.495|
B<6>           |S<6>           |    7.668|
B<6>           |S<7>           |    8.341|
B<7>           |Cout           |    7.398|
B<7>           |S<7>           |    7.044|
Cin            |Cout           |   13.780|
Cin            |S<0>           |    7.209|
Cin            |S<1>           |    7.807|
Cin            |S<2>           |    8.418|
Cin            |S<3>           |    9.634|
Cin            |S<4>           |   11.132|
Cin            |S<5>           |   12.019|
Cin            |S<6>           |   13.079|
Cin            |S<7>           |   13.626|
---------------+---------------+---------+


Analysis completed Thu Sep 20 22:10:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



