[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=lab_2
[Library]
lab_2=.\lab_2\lab_2.lib
[$LibMap$]
lab_2=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/16_bit_adder.vhd=-1
/adder_2.vhd=-1
[Files.Data]
.\src\16_bit_adder.vhd=VHDL Source Code
.\src\adder_2.vhd=VHDL Source Code
