3	 d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v
3	 d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v
3	 d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v
3	 d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v
3	 d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v
