
*** Running vivado
    with args -log circuito_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuito_tb.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source circuito_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1274.820 ; gain = 0.023 ; free physical = 4794 ; free virtual = 11899
Command: synth_design -top circuito_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 226975
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1682.270 ; gain = 390.605 ; free physical = 4084 ; free virtual = 11238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuito_tb' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:11]
INFO: [Synth 8-3491] module 'circuito' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:4' bound to instance 'uut' of component 'circuito' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:43]
INFO: [Synth 8-638] synthesizing module 'circuito' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:14]
INFO: [Synth 8-3491] module 'control' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:34' bound to instance 'inst_control' of component 'control' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:56]
INFO: [Synth 8-638] synthesizing module 'control' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:45]
INFO: [Synth 8-3491] module 'memory' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/memory.vhd:5' bound to instance 'inst_memory' of component 'memory' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:66]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/memory.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/memory.vhd:17]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/datapath.vhd:13' bound to instance 'inst_datapath' of component 'datapath' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:88]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/datapath.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/datapath.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:14]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:60]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: all but final waveform element [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'circuito_tb' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd:11]
WARNING: [Synth 8-3848] Net finish in module/entity control does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:41]
WARNING: [Synth 8-3848] Net finish in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:9]
WARNING: [Synth 8-3848] Net in_aux0 in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:51]
WARNING: [Synth 8-3848] Net in_aux1 in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:51]
WARNING: [Synth 8-3848] Net in_aux2 in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:51]
WARNING: [Synth 8-3848] Net add0_sel in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:50]
WARNING: [Synth 8-3848] Net write_enable in module/entity circuito does not have driver. [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd:52]
WARNING: [Synth 8-7129] Port finish in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port finish in module circuito is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1750.238 ; gain = 458.574 ; free physical = 4018 ; free virtual = 11156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1765.082 ; gain = 473.418 ; free physical = 4018 ; free virtual = 11152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1773.086 ; gain = 481.422 ; free physical = 4016 ; free virtual = 11151
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                            00001 |                              000
                s_cycle1 |                            00010 |                              001
                s_cycle2 |                            00100 |                              010
                s_cycle3 |                            01000 |                              011
                  s_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'mul0_sel_reg' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'add0_sel_reg' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1781.094 ; gain = 489.430 ; free physical = 3991 ; free virtual = 11142
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/FSM_onehot_curr_state_reg[4]) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/FSM_onehot_curr_state_reg[3]) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/FSM_onehot_curr_state_reg[2]) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/FSM_onehot_curr_state_reg[1]) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/FSM_onehot_curr_state_reg[0]) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/mul0_sel_reg) is unused and will be removed from module circuito_tb.
WARNING: [Synth 8-3332] Sequential element (uut/inst_control/add0_sel_reg) is unused and will be removed from module circuito_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3701 ; free virtual = 10883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3705 ; free virtual = 10880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3704 ; free virtual = 10879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.438 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.445 ; gain = 608.773 ; free physical = 3662 ; free virtual = 10877
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.445 ; gain = 0.000 ; free physical = 3924 ; free virtual = 11144
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.000 ; gain = 0.000 ; free physical = 3856 ; free virtual = 11067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 83a02842
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 1991.000 ; gain = 716.180 ; free physical = 3856 ; free virtual = 11067
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1694.672; main = 1478.573; forked = 422.455
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2862.168; main = 1991.004; forked = 961.727
INFO: [Common 17-1381] The checkpoint '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/Lab2.runs/synth_1/circuito_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file circuito_tb_utilization_synth.rpt -pb circuito_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 21:02:28 2023...
