name: EXTI
description: EXTI register block
groupName: EXTI
baseAddress: 1073879040
registers:
- name: EXTI_RTSR1
  displayName: EXTI_RTSR1
  description: EXTI rising trigger selection register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RT0
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT1
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT2
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT3
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT4
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT5
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT6
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT7
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT8
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT9
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT10
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT11
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT12
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT13
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT14
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT15
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT16
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT17
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT18
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT19
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT20
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RT21
    description: "Rising trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the rising edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: EXTI_FTSR1
  displayName: EXTI_FTSR1
  description: EXTI falling trigger selection register 1
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FT0
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT1
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT2
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT3
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT4
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT5
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT6
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT7
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT8
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT9
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT10
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT11
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT12
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT13
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT14
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT15
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT16
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT17
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT18
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT19
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT20
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FT21
    description: "Falling trigger event configuration bit of configurable line x (x1=1211to10)\n\
      Each bit enables/disables the falling edge trigger for the event and interrupt\
      \ on the corresponding line.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: EXTI_SWIER1
  displayName: EXTI_SWIER1
  description: EXTI software interrupt event register 1
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SWI0
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI1
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI2
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI3
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI4
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI5
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI6
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI7
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI8
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI9
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI10
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI11
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI12
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI13
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI14
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI15
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI16
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI17
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI18
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI19
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI20
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
  - name: SWI21
    description: "Software rising edge event trigger on line x (x1=1211to10)\nSetting\
      \ of any bit by software triggers a rising edge event on the corresponding line\
      \ x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings.\
      \ The bits are automatically cleared by HW. Reading of any bit always returns\
      \ 0.\nBits 18 and 19 are available only on STM32U0x3xx devices. They are reserved\
      \ on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rising edge event generated on the corresponding line, followed
        by an interrupt
      value: 1
- name: EXTI_RPR1
  displayName: EXTI_RPR1
  description: EXTI rising edge pending register 1
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RPIF0
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF1
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF2
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF3
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF4
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF5
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF6
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF7
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF8
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF9
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF10
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF11
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF12
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF13
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF14
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF15
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF16
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF17
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF18
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF19
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF20
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF21
    description: "Rising edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a rising edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
- name: EXTI_FPR1
  displayName: EXTI_FPR1
  description: EXTI falling edge pending register 1
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FPIF0
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF1
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF2
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF3
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF4
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF5
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF6
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF7
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF8
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF9
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF10
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF11
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF12
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF13
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF14
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF15
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF16
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF17
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF18
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF19
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF20
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF21
    description: "Falling edge event pending for configurable line x (x1=1211to10)\n\
      Each bit is set upon a falling edge event generated by hardware or by software\
      \ (through the EXTI_SWIER1 register) on the corresponding line. Each bit is\
      \ cleared by writing 1 into it.\nBits 18 and 19 are available only on STM32U0x3xx\
      \ devices. They are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
- name: EXTI_EXTICR1
  displayName: EXTI_EXTICR1
  description: EXTI external interrupt selection register 1
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI0
    description: "EXTI0 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI0 external interrupt.\nOthers reserved"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[0] pin
      value: 0
    - name: B_0x01
      description: PB[0] pin
      value: 1
    - name: B_0x02
      description: PC[0] pin
      value: 2
    - name: B_0x03
      description: PD[0] pin
      value: 3
    - name: B_0x05
      description: PF[0] pin
      value: 5
  - name: EXTI1
    description: "EXTI1 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI1 external interrupt.\nOthers reserved"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[1] pin
      value: 0
    - name: B_0x01
      description: PB[1] pin
      value: 1
    - name: B_0x02
      description: PC[1] pin
      value: 2
    - name: B_0x03
      description: PD[1] pin
      value: 3
    - name: B_0x05
      description: PF[1] pin
      value: 5
  - name: EXTI2
    description: "EXTI2 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI2 external interrupt.\nOthers reserved"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[2] pin
      value: 0
    - name: B_0x01
      description: PB[2] pin
      value: 1
    - name: B_0x02
      description: PC[2] pin
      value: 2
    - name: B_0x03
      description: PD[2] pin
      value: 3
    - name: B_0x05
      description: PF[2] pin
      value: 5
  - name: EXTI3
    description: "EXTI3 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI3 external interrupt.\nOthers reserved"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[3] pin
      value: 0
    - name: B_0x01
      description: PB[3] pin
      value: 1
    - name: B_0x02
      description: PC[3] pin
      value: 2
    - name: B_0x03
      description: PD[3] pin
      value: 3
    - name: B_0x05
      description: PF[3] pin
      value: 5
- name: EXTI_EXTICR2
  displayName: EXTI_EXTICR2
  description: EXTI external interrupt selection register 2
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI4
    description: "EXTI4 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI4 external interrupt.\nOthers reserved"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[4] pin
      value: 0
    - name: B_0x01
      description: PB[4] pin
      value: 1
    - name: B_0x02
      description: PC[4] pin
      value: 2
    - name: B_0x03
      description: PD[4] pin
      value: 3
    - name: B_0x05
      description: PF[4] pin
      value: 5
  - name: EXTI5
    description: "EXTI5 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI5 external interrupt.\nOthers reserved"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[5] pin
      value: 0
    - name: B_0x01
      description: PB[5] pin
      value: 1
    - name: B_0x02
      description: PC[5] pin
      value: 2
    - name: B_0x03
      description: PD[5] pin
      value: 3
    - name: B_0x05
      description: PF[5] pin
      value: 5
  - name: EXTI6
    description: "EXTI6 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI6 external interrupt.\nOthers reserved"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[6] pin
      value: 0
    - name: B_0x01
      description: PB[6] pin
      value: 1
    - name: B_0x02
      description: PC[6] pin
      value: 2
    - name: B_0x03
      description: PD[6] pin
      value: 3
    - name: B_0x05
      description: PF[6] pin
      value: 5
  - name: EXTI7
    description: "EXTI7 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI7 external interrupt.\nOthers reserved"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[7] pin
      value: 0
    - name: B_0x01
      description: PB[7] pin
      value: 1
    - name: B_0x02
      description: PC[7] pin
      value: 2
    - name: B_0x03
      description: PD[7] pin
      value: 3
    - name: B_0x05
      description: PF[7] pin
      value: 5
- name: EXTI_EXTICR3
  displayName: EXTI_EXTICR3
  description: EXTI external interrupt selection register 3
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI8
    description: "EXTI8 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI8 external interrupt.\nOthers reserved"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[8] pin
      value: 0
    - name: B_0x01
      description: PB[8] pin
      value: 1
    - name: B_0x02
      description: PC[8] pin
      value: 2
    - name: B_0x03
      description: PD[8] pin
      value: 3
    - name: B_0x05
      description: PF[8] pin
      value: 5
  - name: EXTI9
    description: "EXTI9 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI9 external interrupt.\nOthers reserved"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[9] pin
      value: 0
    - name: B_0x01
      description: PB[9] pin
      value: 1
    - name: B_0x02
      description: PC[9] pin
      value: 2
    - name: B_0x03
      description: PD[9] pin
      value: 3
    - name: B_0x05
      description: PF[9] pin
      value: 5
  - name: EXTI10
    description: "EXTI10 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI10 external interrupt.\nOthers reserved"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[10] pin
      value: 0
    - name: B_0x01
      description: PB[10] pin
      value: 1
    - name: B_0x02
      description: PC[10] pin
      value: 2
    - name: B_0x03
      description: PD[10] pin
      value: 3
    - name: B_0x05
      description: PF[10] pin
      value: 5
  - name: EXTI11
    description: "EXTI11 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI11 external interrupt.\nOthers reserved"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[11] pin
      value: 0
    - name: B_0x01
      description: PB[11] pin
      value: 1
    - name: B_0x02
      description: PC[11] pin
      value: 2
    - name: B_0x03
      description: PD[11] pin
      value: 3
    - name: B_0x05
      description: PF[11] pin
      value: 5
- name: EXTI_EXTICR4
  displayName: EXTI_EXTICR4
  description: EXTI external interrupt selection register 4
  addressOffset: 108
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI12
    description: "EXTI12 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI12 external interrupt.\nOthers reserved"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[12] pin
      value: 0
    - name: B_0x01
      description: PB[12] pin
      value: 1
    - name: B_0x02
      description: PC[12] pin
      value: 2
    - name: B_0x03
      description: PD[12] pin
      value: 3
    - name: B_0x05
      description: PF[12] pin
      value: 5
  - name: EXTI13
    description: "EXTI13 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI13 external interrupt.\nOthers reserved"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[13] pin
      value: 0
    - name: B_0x01
      description: PB[13] pin
      value: 1
    - name: B_0x02
      description: PC[13] pin
      value: 2
    - name: B_0x03
      description: PD[13] pin
      value: 3
    - name: B_0x05
      description: PF[13] pin
      value: 5
  - name: EXTI14
    description: "EXTI14 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI14 external interrupt.\nOthers reserved"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[14] pin
      value: 0
    - name: B_0x01
      description: PB[14] pin
      value: 1
    - name: B_0x02
      description: PC[14] pin
      value: 2
    - name: B_0x03
      description: PD[14] pin
      value: 3
    - name: B_0x05
      description: PF[14] pin
      value: 5
  - name: EXTI15
    description: "EXTI15 GPIO port selection\nThese bits are written by software to\
      \ select the source input for EXTI15 external interrupt.\nOthers reserved"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: PA[15] pin
      value: 0
    - name: B_0x01
      description: PB[15] pin
      value: 1
    - name: B_0x02
      description: PC[15] pin
      value: 2
    - name: B_0x03
      description: PD[15] pin
      value: 3
    - name: B_0x05
      description: PF[15] pin
      value: 5
- name: EXTI_IMR1
  displayName: EXTI_IMR1
  description: EXTI CPU wake-up with interrupt mask register
  addressOffset: 128
  size: 32
  resetValue: 4294443008
  resetMask: 4294967295
  fields:
  - name: IM0
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM1
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM2
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM3
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM4
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM5
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM6
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM7
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM8
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM9
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM10
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM11
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM12
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM13
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM14
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM15
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM16
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM17
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM18
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM19
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM20
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM21
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM22
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM23
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM24
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM25
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM26
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM27
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM28
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM29
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM30
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
  - name: IM31
    description: "CPU wake-up with interrupt mask on line x (x1=131 to 0)\nSetting/clearing\
      \ each bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt unasked
      value: 1
- name: EXTI_EMR1
  displayName: EXTI_EMR1
  description: EXTI CPU wake-up with event mask register
  addressOffset: 132
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EM0
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM1
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM2
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM3
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM4
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM5
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM6
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM7
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM8
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM9
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM10
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM11
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM12
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM13
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM14
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM15
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM16
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM17
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM18
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM19
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM20
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM21
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM22
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM23
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM24
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM25
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM26
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM27
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM28
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM29
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM30
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM31
    description: "CPU wake-up with event generation mask on line x (x1=1311to10)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBits 18, 19, 22 and 26 are available only on STM32U0x3xx\
      \ devices, they are reserved on STM32U031xx devices."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
- name: EXTI_IMR2
  displayName: EXTI_IMR2
  description: EXTI CPU wake-up with interrupt mask register
  addressOffset: 144
  size: 32
  resetValue: 4294967295
  resetMask: 4294967295
  fields:
  - name: IM32
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
  - name: IM33
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
  - name: IM34
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
  - name: IM35
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
  - name: IM36
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
  - name: IM37
    description: "CPU wake-up with interrupt mask on line x (x1=1371to132)\nSetting/clearing\
      \ this bit unmasks/masks the CPU wake-up with interrupt, by an event on the\
      \ corresponding line.\nBit IM36 is available only on STM32U0x3xx devices, it\
      \ is reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with interrupt request from Line x is masked
      value: 0
    - name: B_0x1
      description: wake-up with interrupt request from Line x is unmasked
      value: 1
- name: EXTI_EMR2
  displayName: EXTI_EMR2
  description: EXTI CPU wake-up with event mask register
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EM32
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM33
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM34
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM35
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM36
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
  - name: EM37
    description: "CPU wake-up with event generation mask on line x, (x1=1371to132)\n\
      Setting/clearing each bit unmasks/masks the CPU wake-up with event generation\
      \ on the corresponding line.\nBit IM36 is available only on STM32U0x3xx devices,\
      \ it is reserved on STM32U031xx devices."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wake-up with event generation masked
      value: 0
    - name: B_0x1
      description: wake-up with event generation unmasked
      value: 1
interrupts:
- name: PVD_PVM
  description: PVD/PVM1/PVM2/PVM3 interrupt (combined with EXTI lines 16 and 19 and
    20 and 21)
  value: 1
- name: EXTI0_1
  description: EXTI lines 0 and 1 interrupt
  value: 5
- name: EXTI2_3
  description: EXTI lines 2 and 3 interrupt
  value: 6
- name: EXTI4_15
  description: EXTI lines 4 to 15 interrupt
  value: 7
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
