#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jun 24 12:52:00 2025
# Process ID: 305192
# Current directory: /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper.vdi
# Journal file: /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/vivado.jou
# Running On: media-wawa, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 12, Host memory: 16715 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip'.
Command: link_design -top top_wrapper -part xc7a100tlfgg484-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tlfgg484-2L
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0.dcp' for cell 'top_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_smc_0/top_axi_smc_0.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0.dcp' for cell 'top_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_util_ds_buf_0/top_util_ds_buf_0.dcp' for cell 'top_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_util_vector_logic_0_0/top_util_vector_logic_0_0.dcp' for cell 'top_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/top_xdma_0_0.dcp' for cell 'top_i/xdma_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2607.535 ; gain = 0.000 ; free physical = 4464 ; free virtual = 7630
INFO: [Netlist 29-17] Analyzing 1873 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: top_i/util_ds_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/top_xdma_0_0_board.xdc] for cell 'top_i/xdma_0/inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/top_xdma_0_0_board.xdc] for cell 'top_i/xdma_0/inst'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/source/top_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'top_i/xdma_0/inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/source/top_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'top_i/xdma_0/inst'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_util_ds_buf_0/top_util_ds_buf_0_board.xdc] for cell 'top_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_util_ds_buf_0/top_util_ds_buf_0_board.xdc] for cell 'top_i/util_ds_buf/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_1/bd_b43a_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_1/bd_b43a_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_1/bd_b43a_psr_aclk_0.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_1/bd_b43a_psr_aclk_0.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i'... top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i Instance top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y7 because the bel is occupied by top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:4]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxn[0]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxp[0]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txn[0]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txp[0]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i'... top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i Instance top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y6 because the bel is occupied by top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:11]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxn[1]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxp[1]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txn[1]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txp[1]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxn[2]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxp[2]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txn[2]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txp[2]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i'... top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i Instance top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y4 because the bel is occupied by top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:25]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxn[3]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_rxp[3]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txn[3]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_mgt_txp[3]'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_clkreq_l'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_clkreq_l'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/early.xdc]
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/normal.xdc]
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.srcs/constrs_1/new/normal.xdc]
INFO: [Project 1-1714] 32 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2746.438 ; gain = 0.000 ; free physical = 4044 ; free virtual = 7210
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 682 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 50 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 577 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

18 Infos, 21 Warnings, 23 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2746.438 ; gain = 138.902 ; free physical = 4044 ; free virtual = 7210
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100tl'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2810.469 ; gain = 64.031 ; free physical = 4034 ; free virtual = 7200

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 117336e26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.469 ; gain = 0.000 ; free physical = 4003 ; free virtual = 7169

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[15]_i_1 into driver instance top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_2__0 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_rready_ff_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/m_axi_awsizeq_reg_0_3_0_2_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/m_axi_awsizeq_reg_0_3_0_2_i_6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_claim_any_ff_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_claim_any_ff_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_hlt_nn1_i_1__1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i___9_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_sts_hlt_nn1_i_1__2 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i___84_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_ch_nn1[0]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_ch_nn1[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_ch_nn1[1]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_ch_nn1[1]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[2][5]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[2][5]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[2][6]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[2][6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn1[2][6]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn1[2][6]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/m_axis_rq_thead_d_ff[0][63]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][1]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][3]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][3]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][5]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][5]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][7]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][rcb][7]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][tag][5]_i_1 into driver instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 207 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1900c5bd8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3756 ; free virtual = 6922
INFO: [Opt 31-389] Phase Retarget created 112 cells and removed 1081 cells
INFO: [Opt 31-1021] In phase Retarget, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 1aca03007

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3757 ; free virtual = 6923
INFO: [Opt 31-389] Phase Constant propagation created 294 cells and removed 513 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1454c25a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3761 ; free virtual = 6927
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3286 cells
INFO: [Opt 31-1021] In phase Sweep, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d144d690

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3761 ; free virtual = 6927
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d144d690

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3761 ; free virtual = 6927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_1 into driver instance top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_4, which resulted in an inversion of 26 pins
Phase 6 Post Processing Netlist | Checksum: 1b8f46e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3765 ; free virtual = 6931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             112  |            1081  |                                             36  |
|  Constant propagation         |             294  |             513  |                                             27  |
|  Sweep                        |               0  |            3286  |                                            106  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2990.594 ; gain = 0.000 ; free physical = 3765 ; free virtual = 6931
Ending Logic Optimization Task | Checksum: 141ec244e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2990.594 ; gain = 1.000 ; free physical = 3765 ; free virtual = 6931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 27 Total Ports: 90
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 1ae3fd19e

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3733 ; free virtual = 6899
Ending Power Optimization Task | Checksum: 1ae3fd19e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3532.352 ; gain = 541.758 ; free physical = 3773 ; free virtual = 6939

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 115a2d002

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3778 ; free virtual = 6944
Ending Final Cleanup Task | Checksum: 115a2d002

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3778 ; free virtual = 6944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3778 ; free virtual = 6944
Ending Netlist Obfuscation Task | Checksum: 115a2d002

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3778 ; free virtual = 6944
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 21 Warnings, 23 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3532.352 ; gain = 785.914 ; free physical = 3778 ; free virtual = 6944
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3532.352 ; gain = 0.000 ; free physical = 3755 ; free virtual = 6923
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3639 ; free virtual = 6815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e85600a0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3639 ; free virtual = 6815
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3639 ; free virtual = 6815

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 154594823

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3684 ; free virtual = 6861

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13bb42478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3627 ; free virtual = 6804

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13bb42478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3627 ; free virtual = 6804
Phase 1 Placer Initialization | Checksum: 13bb42478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3629 ; free virtual = 6806

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 127a80be5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3649 ; free virtual = 6825

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bca67947

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3642 ; free virtual = 6819

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bca67947

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3642 ; free virtual = 6819

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1107 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 436 nets or LUTs. Breaked 0 LUT, combined 436 existing LUTs and moved 0 existing LUT
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out. Replicated 7 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3611 ; free virtual = 6788
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3611 ; free virtual = 6788

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            436  |                   436  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |            436  |                   437  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 193d8062d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:33 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3601 ; free virtual = 6777
Phase 2.4 Global Placement Core | Checksum: 18584b149

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3599 ; free virtual = 6775
Phase 2 Global Placement | Checksum: 18584b149

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3609 ; free virtual = 6785

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c92fcbe0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3607 ; free virtual = 6784

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ff16401c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3603 ; free virtual = 6779

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd4dc47c

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3603 ; free virtual = 6779

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f11e64ab

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3603 ; free virtual = 6779

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15dd1f366

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3596 ; free virtual = 6772

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c5adc1ed

Time (s): cpu = 00:01:58 ; elapsed = 00:00:55 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3562 ; free virtual = 6738

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e5a2ea4a

Time (s): cpu = 00:02:00 ; elapsed = 00:00:57 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3563 ; free virtual = 6739

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16c6f3409

Time (s): cpu = 00:02:00 ; elapsed = 00:00:57 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3564 ; free virtual = 6740

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: c130dc72

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3545 ; free virtual = 6722
Phase 3 Detail Placement | Checksum: c130dc72

Time (s): cpu = 00:02:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3547 ; free virtual = 6723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dbb5a78c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.149 | TNS=-87.690 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c7990a96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6722
INFO: [Place 46-33] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a27f2569

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6722
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dbb5a78c

Time (s): cpu = 00:02:40 ; elapsed = 00:01:10 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6723

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.279. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ce6f467b

Time (s): cpu = 00:03:29 ; elapsed = 00:01:47 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3543 ; free virtual = 6720

Time (s): cpu = 00:03:29 ; elapsed = 00:01:47 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3543 ; free virtual = 6720
Phase 4.1 Post Commit Optimization | Checksum: 1ce6f467b

Time (s): cpu = 00:03:29 ; elapsed = 00:01:47 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6720

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ce6f467b

Time (s): cpu = 00:03:29 ; elapsed = 00:01:48 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6721

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ce6f467b

Time (s): cpu = 00:03:30 ; elapsed = 00:01:48 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6721
Phase 4.3 Placer Reporting | Checksum: 1ce6f467b

Time (s): cpu = 00:03:30 ; elapsed = 00:01:48 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6721

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6721

Time (s): cpu = 00:03:30 ; elapsed = 00:01:48 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6721
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ba45f74

Time (s): cpu = 00:03:30 ; elapsed = 00:01:49 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3543 ; free virtual = 6720
Ending Placer Task | Checksum: bc72e5d7

Time (s): cpu = 00:03:30 ; elapsed = 00:01:49 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3543 ; free virtual = 6720
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:01:50 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3596 ; free virtual = 6772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3507 ; free virtual = 6742
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3570 ; free virtual = 6760
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3547 ; free virtual = 6737
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3558 ; free virtual = 6749
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 16.93s |  WALL: 4.82s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3532 ; free virtual = 6723

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.279 | TNS=-0.610 |
Phase 1 Physical Synthesis Initialization | Checksum: 21a4e7164

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3521 ; free virtual = 6712
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.279 | TNS=-0.610 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21a4e7164

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3521 ; free virtual = 6712

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.279 | TNS=-0.610 |
INFO: [Physopt 32-702] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq\\.tready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_tgt_req_i/sel0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_tgt_req_i/sel0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-0.605 |
INFO: [Physopt 32-702] Processed net top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_tgt_req_i/sel0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_i_1_n_0. Critical path length was reduced through logic transformation on cell top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_nxt. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-0.331 |
INFO: [Physopt 32-702] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/arb_rrq_pay[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_tvalid_d_ff.  Re-placed instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_tvalid_d_ff_reg
INFO: [Physopt 32-735] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_tvalid_d_ff. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-0.085 |
INFO: [Physopt 32-663] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/reqdtlpSm512_cs[1].  Re-placed instance top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/reqdtlpSm512_cs_reg[1]
INFO: [Physopt 32-735] Processed net top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/reqdtlpSm512_cs[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.014 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.014 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 21a4e7164

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3526 ; free virtual = 6717

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.014 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.014 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 21a4e7164

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3526 ; free virtual = 6717
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3526 ; free virtual = 6717
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.014 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.293  |          0.610  |            1  |              0  |                     4  |           0  |           2  |  00:00:01  |
|  Total          |          0.293  |          0.610  |            1  |              0  |                     4  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6719
Ending Physical Synthesis Task | Checksum: 18f1c335a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6719
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6737
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3447 ; free virtual = 6696
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3485 ; free virtual = 6690
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100tl'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 247a79de ConstDB: 0 ShapeSum: d5209e2c RouteDB: 0
Post Restoration Checksum: NetGraph: 79610bbc NumContArr: b74fca77 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 130b0d633

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3389 ; free virtual = 6594

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 130b0d633

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3344 ; free virtual = 6549

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 130b0d633

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3344 ; free virtual = 6549
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fcdba1b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3306 ; free virtual = 6511
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.001 | TNS=-0.001 | WHS=-0.572 | THS=-2342.799|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00104452 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32797
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32797
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ba1e529c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3292 ; free virtual = 6496

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ba1e529c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3291 ; free virtual = 6496
Phase 3 Initial Routing | Checksum: 1720f0a8b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3290 ; free virtual = 6495
INFO: [Route 35-580] Design has 21 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                               |
+====================+===================+===================================================================================================================================================+
| clk_125mhz         | clk_125mhz        | top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_wstrb_ff_reg[5]/D                                 |
| clk_125mhz         | clk_125mhz        | top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_wstrb_ff_reg[3]/D                                 |
| clk_125mhz         | clk_125mhz        | top_i/xdma_0/inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[7]/D |
| clk_125mhz         | clk_125mhz        | top_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_wstrb_ff_reg[7]/D                                 |
| clk_125mhz         | clk_125mhz        | top_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_6_6/SP/I                                               |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4304
 Number of Nodes with overlaps = 847
 Number of Nodes with overlaps = 376
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.556 | TNS=-2.806 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 133311e5b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:23 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3282 ; free virtual = 6487

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-1.551 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1885b0eca

Time (s): cpu = 00:02:50 ; elapsed = 00:01:36 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3291 ; free virtual = 6496

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.574 | TNS=-1.880 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 169fc277a

Time (s): cpu = 00:03:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3302 ; free virtual = 6507
Phase 4 Rip-up And Reroute | Checksum: 169fc277a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:50 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3303 ; free virtual = 6508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15fcaa7d4

Time (s): cpu = 00:03:15 ; elapsed = 00:01:51 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3305 ; free virtual = 6510
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.244 | TNS=-0.579 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c9334576

Time (s): cpu = 00:03:17 ; elapsed = 00:01:52 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3280 ; free virtual = 6485

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c9334576

Time (s): cpu = 00:03:17 ; elapsed = 00:01:52 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3280 ; free virtual = 6485
Phase 5 Delay and Skew Optimization | Checksum: c9334576

Time (s): cpu = 00:03:17 ; elapsed = 00:01:52 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3280 ; free virtual = 6485

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 622ecc01

Time (s): cpu = 00:03:24 ; elapsed = 00:01:54 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3282 ; free virtual = 6487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.208 | TNS=-0.423 | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10c0f31cf

Time (s): cpu = 00:03:24 ; elapsed = 00:01:54 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3283 ; free virtual = 6487
Phase 6 Post Hold Fix | Checksum: 10c0f31cf

Time (s): cpu = 00:03:24 ; elapsed = 00:01:54 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3283 ; free virtual = 6487

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.2348 %
  Global Horizontal Routing Utilization  = 9.01947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6ef1581d

Time (s): cpu = 00:03:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3283 ; free virtual = 6487

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6ef1581d

Time (s): cpu = 00:03:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3279 ; free virtual = 6484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 92a8f631

Time (s): cpu = 00:03:28 ; elapsed = 00:01:57 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3279 ; free virtual = 6484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.208 | TNS=-0.423 | WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 92a8f631

Time (s): cpu = 00:03:33 ; elapsed = 00:01:58 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3278 ; free virtual = 6483
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3344 ; free virtual = 6549

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 24 Warnings, 23 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:52 ; elapsed = 00:02:04 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3344 ; free virtual = 6549
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3280 ; free virtual = 6548
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3551.398 ; gain = 0.000 ; free physical = 3318 ; free virtual = 6539
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.168 ; gain = 27.770 ; free physical = 3253 ; free virtual = 6474
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.168 ; gain = 0.000 ; free physical = 3294 ; free virtual = 6516
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
170 Infos, 25 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.094 ; gain = 75.926 ; free physical = 3217 ; free virtual = 6450
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 12:57:57 2025...
