Warnings in file C:\Users\hhzhe\Documents\alchitry\ALUfinal\source\testtbl.luc:
    Line 25, Column 2 : "CMPLE" was never used
    Line 11, Column 2 : "OR" was never used
    Line 12, Column 2 : "XOR" was never used
    Line 13, Column 2 : "A_" was never used
    Line 14, Column 2 : "B_" was never used
    Line 15, Column 2 : "BCA" was never used
    Line 16, Column 2 : "ACB" was never used
    Line 18, Column 2 : "SHR" was never used
    Line 19, Column 2 : "SRA" was never used
    Line 20, Column 2 : "ROL" was never used
    Line 24, Column 2 : "CMPLT" was never used
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\hhzhe\Documents\alchitry\ALUfinal\work\project.tcl}
# set projDir "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado"
# set projName "ALUfinal"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/au_top_0.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/reset_conditioner_1.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/button_conditioner_2.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/edge_detector_3.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/tester_4.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/alu_16_5.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/pipeline_6.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/disp7seg_top_7.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/testtbl_8.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/counter_9.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/alu_adder_10.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/alu_boolean_11.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/alu_shifter_12.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/alu_compare_13.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/mx16x16_14.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/disp7seg_15.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/half_adder_16.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/full_adder_17.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/counter_18.v" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/verilog/decoder_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc" "C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Fri Nov  6 03:44:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Nov  6 03:44:52 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'tester_4' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/tester_4.v:7]
	Parameter ALUFN bound to: 114'b110111110101110011100111100101100100100011100001100000010100010010011100011010010110011110011000000010000001000000 
	Parameter SELA_ledSel bound to: 2'b00 
	Parameter SELB_ledSel bound to: 2'b01 
	Parameter SELALU_ledSel bound to: 2'b10 
	Parameter SELA_dataSel bound to: 2'b00 
	Parameter SELB_dataSel bound to: 2'b01 
	Parameter SELALU_dataSel bound to: 2'b10 
	Parameter SELTEST_dataSel bound to: 2'b11 
	Parameter RDY_dispSel bound to: 3'b000 
	Parameter DATA_dispSel bound to: 3'b001 
	Parameter PASS_dispSel bound to: 3'b010 
	Parameter FAIL_dispSel bound to: 3'b011 
	Parameter ALUMODE_dispSel bound to: 3'b100 
	Parameter ERR_dispSel bound to: 3'b101 
	Parameter RDY_state bound to: 3'b000 
	Parameter LDA_state bound to: 3'b001 
	Parameter LDB_state bound to: 3'b010 
	Parameter FNSEL_state bound to: 3'b011 
	Parameter EXE_state bound to: 3'b100 
	Parameter RUN_state bound to: 3'b101 
	Parameter CHECK_state bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'disp7seg_top_7' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/disp7seg_top_7.v:7]
	Parameter SEGC_A bound to: 5'b01010 
	Parameter SEGC_B_ bound to: 5'b01011 
	Parameter SEGC_C bound to: 5'b01100 
	Parameter SEGC_D_ bound to: 5'b01101 
	Parameter SEGC_E bound to: 5'b01110 
	Parameter SEGC_F bound to: 5'b01111 
	Parameter SEGC_O bound to: 5'b00000 
	Parameter SEGC_I bound to: 5'b00001 
	Parameter SEGC_S bound to: 5'b00101 
	Parameter SEGC_BK bound to: 5'b10000 
	Parameter SEGC_O_ bound to: 5'b10001 
	Parameter SEGC_C_ bound to: 5'b10010 
	Parameter SEGC_U_ bound to: 5'b10011 
	Parameter SEGC_N_ bound to: 5'b10100 
	Parameter SEGC_R_ bound to: 5'b10101 
	Parameter SEGC_Q_ bound to: 5'b10110 
	Parameter SEGC_P bound to: 5'b11000 
	Parameter SEGC_X bound to: 5'b11001 
	Parameter SEGC_L bound to: 5'b11010 
	Parameter SEGC_H_ bound to: 5'b11011 
	Parameter SEGC_Y_ bound to: 5'b11100 
	Parameter SEGC_T_ bound to: 5'b11101 
	Parameter SEGC_A_ bound to: 5'b11110 
	Parameter SEGC__ bound to: 5'b11111 
INFO: [Synth 8-6157] synthesizing module 'disp7seg_15' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/disp7seg_15.v:11]
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter_18' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/counter_18.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 2'b11 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 18'b111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_18' (5#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_19' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/decoder_19.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_19' (6#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/decoder_19.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/disp7seg_15.v:41]
INFO: [Synth 8-6155] done synthesizing module 'disp7seg_15' (7#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/disp7seg_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'disp7seg_top_7' (8#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/disp7seg_top_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'testtbl_8' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/testtbl_8.v:7]
	Parameter ADD bound to: 6'b000000 
	Parameter SUB bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter AND bound to: 6'b011000 
	Parameter OR bound to: 6'b011110 
	Parameter XOR bound to: 6'b010110 
	Parameter A_ bound to: 6'b011010 
	Parameter B_ bound to: 6'b011100 
	Parameter BCA bound to: 6'b010010 
	Parameter ACB bound to: 6'b010100 
	Parameter SHL bound to: 6'b100000 
	Parameter SHR bound to: 6'b100001 
	Parameter SRA bound to: 6'b100011 
	Parameter ROL bound to: 6'b100100 
	Parameter ROR bound to: 6'b100101 
	Parameter RVA bound to: 6'b100111 
	Parameter CMPEQ bound to: 6'b110011 
	Parameter CMPLT bound to: 6'b110101 
	Parameter CMPLE bound to: 6'b110111 
	Parameter START bound to: 6'b000000 
	Parameter END bound to: 6'b111111 
	Parameter TESTSTEP bound to: 494'b11111100000000000000000000000000000000110011000100000000000100010000000000011001111111000000000000000000000000000010010110111111111100000000000000000100100000000000000001000000000000000100000110000000000100000001000000010000000100001000001111111111110000000000000010000010000000000001000000000001000000010000011000000000000001000000000000001000000100000000010100000000000000010000000000000011111111111100000000000000100000000000000000000010000000000000101000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'testtbl_8' (9#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/testtbl_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (10#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/tester_4.v:151]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/tester_4.v:181]
INFO: [Synth 8-6155] done synthesizing module 'tester_4' (11#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_16_5' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_16_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_adder_10' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_adder_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder_10' (12#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_adder_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_11' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_boolean_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_11' (13#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_boolean_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_12' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_shifter_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_12' (14#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_shifter_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_13' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_compare_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_13' (15#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'mx16x16_14' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/mx16x16_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'half_adder_16' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/half_adder_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'half_adder_16' (16#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/half_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_17' [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/full_adder_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_17' (17#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/full_adder_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mx16x16_14' (18#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/mx16x16_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_16_5.v:100]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_5' (19#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/alu_16_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1012.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 105   
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 32    
	   4 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|disp7seg_15 | seg               | 32x7          | LUT            | 
|tester_4    | disp/disp7seg/seg | 32x7          | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |    23|
|4     |LUT2   |   119|
|5     |LUT3   |    54|
|6     |LUT4   |   142|
|7     |LUT5   |   146|
|8     |LUT6   |   357|
|9     |MUXF7  |     5|
|10    |FDRE   |   223|
|11    |FDSE   |     4|
|12    |IBUF   |    25|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1169.719 ; gain = 156.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.719 ; gain = 156.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1169.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1169.719 ; gain = 156.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:45:58 2020...
[Fri Nov  6 03:46:02 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1013.102 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 03:46:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Nov  6 03:46:02 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1013.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.145 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.862 . Memory (MB): peak = 1013.145 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 226e56eef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.504 ; gain = 233.359

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b98b295d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 118399d94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec693b4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec693b4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ec693b4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ec693b4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1450.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e7f2eefe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1450.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e7f2eefe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1450.570 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e7f2eefe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e7f2eefe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1450.570 ; gain = 437.426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1450.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bad084ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1450.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17de58229

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25aaddd86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25aaddd86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.975 . Memory (MB): peak = 1450.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25aaddd86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.986 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24ee19ff1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 66 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 18, two critical 48, total 66, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 66 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.570 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           66  |              9  |                    75  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           66  |              9  |                    75  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1cecf97a7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1dfeecc59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dfeecc59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24141e46e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17572dab6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f0ae2458

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13252cfc7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10b31738e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11a80e964

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c280eb96

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1009a3237

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d444d8c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d444d8c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17da6bf65

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.211 | TNS=-22.832 |
Phase 1 Physical Synthesis Initialization | Checksum: 1933e8c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1459.281 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f19c5b57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1459.281 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 17da6bf65

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.281 ; gain = 8.711
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.790. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cee5856f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711
Phase 4.1 Post Commit Optimization | Checksum: 1cee5856f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cee5856f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cee5856f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1459.281 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1282b0201

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1282b0201

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711
Ending Placer Task | Checksum: ce0b6e98

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.281 ; gain = 8.711
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1459.281 ; gain = 8.711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1459.289 ; gain = 0.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1459.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1459.289 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1473.773 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.310 |
Phase 1 Physical Synthesis Initialization | Checksum: 10e8f9fc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.887 . Memory (MB): peak = 1473.828 ; gain = 0.055
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.310 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10e8f9fc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1473.828 ; gain = 0.055

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.310 |
INFO: [Physopt 32-663] Processed net tester/M_stepctr_q[1].  Re-placed instance tester/M_stepctr_q_reg[1]
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.281 |
INFO: [Physopt 32-663] Processed net tester/M_stepctr_q[2].  Re-placed instance tester/M_stepctr_q_reg[2]
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.252 |
INFO: [Physopt 32-663] Processed net tester/M_stepctr_q[6].  Re-placed instance tester/M_stepctr_q_reg[6]
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-6.223 |
INFO: [Physopt 32-663] Processed net tester/M_stepctr_q[7].  Re-placed instance tester/M_stepctr_q_reg[7]
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-6.194 |
INFO: [Physopt 32-662] Processed net tester/M_stepctr_q[1].  Did not re-place instance tester/M_stepctr_q_reg[1]
INFO: [Physopt 32-702] Processed net tester/M_stepctr_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net tester/M_tester_alu_b[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net tester/M_tester_alu_b[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.742 | TNS=-6.004 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[9].  Re-placed instance tester/M_dff_a_q_reg[9]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-5.994 |
INFO: [Physopt 32-81] Processed net tester/M_tester_alu_b[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net tester/M_tester_alu_b[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-5.824 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[6].  Re-placed instance tester/M_dff_a_q_reg[6]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.711 | TNS=-5.705 |
INFO: [Physopt 32-81] Processed net tester/M_tester_alu_b[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net tester/M_tester_alu_b[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-5.498 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[3].  Re-placed instance tester/M_dff_a_q_reg[3]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-5.480 |
INFO: [Physopt 32-662] Processed net tester/M_dff_a_q_reg[14]_0[9].  Did not re-place instance tester/M_dff_a_q_reg[9]
INFO: [Physopt 32-81] Processed net tester/M_dff_a_q_reg[14]_0[9]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-5.480 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[4].  Re-placed instance tester/M_dff_a_q_reg[4]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.671 | TNS=-5.345 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[10].  Re-placed instance tester/M_dff_a_q_reg[10]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.670 | TNS=-5.336 |
INFO: [Physopt 32-662] Processed net tester/M_tester_alu_b[1]_repN.  Did not re-place instance tester/M_dff_b_q_reg[1]_replica
INFO: [Physopt 32-572] Net tester/M_tester_alu_b[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/M_tester_alu_b[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/M_stepctr_q[7]_i_5_n_0.  Did not re-place instance tester/M_stepctr_q[7]_i_5
INFO: [Physopt 32-710] Processed net tester/tickctr/M_stepctr_d. Critical path length was reduced through logic transformation on cell tester/tickctr/M_stepctr_q[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.380 | TNS=-1.162 |
INFO: [Physopt 32-702] Processed net tester/M_state_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tester/M_stepctr_q[7]_i_5_n_0.  Re-placed instance tester/M_stepctr_q[7]_i_5
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.249 | TNS=-0.985 |
INFO: [Physopt 32-662] Processed net tester/M_stepctr_q[7]_i_5_n_0.  Did not re-place instance tester/M_stepctr_q[7]_i_5
INFO: [Physopt 32-710] Processed net tester/tickctr/M_dff_run_q_reg_3. Critical path length was reduced through logic transformation on cell tester/tickctr/M_state_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.757 |
INFO: [Physopt 32-702] Processed net tester/M_stepctr_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/M_stepctr_q[7]_i_5_n_0.  Did not re-place instance tester/M_stepctr_q[7]_i_5
INFO: [Physopt 32-710] Processed net tester/edge_tick/M_last_q_reg_1. Critical path length was reduced through logic transformation on cell tester/edge_tick/M_stepctr_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net tester/M_stepctr_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.549 |
INFO: [Physopt 32-662] Processed net tester/M_dff_run_q_i_3_n_0.  Did not re-place instance tester/M_dff_run_q_i_3
INFO: [Physopt 32-572] Net tester/M_dff_run_q_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/M_dff_run_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_3_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_3
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_6_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_6
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_18_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_18
INFO: [Physopt 32-572] Net tester/io_led_OBUF[15]_inst_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_29_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_29
INFO: [Physopt 32-572] Net tester/io_led_OBUF[15]_inst_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net tester/io_led_OBUF[15]_inst_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-0.528 |
INFO: [Physopt 32-663] Processed net tester/M_dff_a_q_reg[14]_0[5].  Re-placed instance tester/M_dff_a_q_reg[5]
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-0.395 |
INFO: [Physopt 32-572] Net tester/M_tester_alu_b[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net tester/M_tester_alu_b[0].  Did not re-place instance tester/M_dff_b_q_reg[0]
INFO: [Physopt 32-702] Processed net tester/M_tester_alu_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_20_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_20
INFO: [Physopt 32-572] Net tester/io_led_OBUF[15]_inst_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_33_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_33
INFO: [Physopt 32-572] Net tester/io_led_OBUF[15]_inst_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net tester/io_led_OBUF[15]_inst_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.381 |
INFO: [Physopt 32-662] Processed net tester/M_dff_a_q_reg[14]_0[8].  Did not re-place instance tester/M_dff_a_q_reg[8]
INFO: [Physopt 32-81] Processed net tester/M_dff_a_q_reg[14]_0[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net tester/M_dff_a_q_reg[14]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-0.374 |
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_8_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_8
INFO: [Physopt 32-735] Processed net tester/io_led_OBUF[15]_inst_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-0.360 |
INFO: [Physopt 32-81] Processed net tester/M_tester_alu_b[2]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net tester/M_tester_alu_b[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.049 | TNS=-0.346 |
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_29_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_29
INFO: [Physopt 32-572] Net tester/io_led_OBUF[15]_inst_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[13]_inst_i_21_n_0.  Did not re-place instance tester/io_led_OBUF[13]_inst_i_21
INFO: [Physopt 32-572] Net tester/io_led_OBUF[13]_inst_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[13]_inst_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[13]_inst_i_27_n_0.  Did not re-place instance tester/io_led_OBUF[13]_inst_i_27
INFO: [Physopt 32-572] Net tester/io_led_OBUF[13]_inst_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net tester/io_led_OBUF[13]_inst_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.040 | TNS=-0.283 |
INFO: [Physopt 32-662] Processed net tester/M_tester_alu_b[2]_repN_2.  Did not re-place instance tester/M_dff_b_q_reg[2]_replica_2
INFO: [Physopt 32-572] Net tester/M_tester_alu_b[2]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/M_tester_alu_b[2]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[13]_inst_i_22_n_0.  Did not re-place instance tester/io_led_OBUF[13]_inst_i_22
INFO: [Physopt 32-572] Net tester/io_led_OBUF[13]_inst_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[13]_inst_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[13]_inst_i_23_n_0.  Did not re-place instance tester/io_led_OBUF[13]_inst_i_23
INFO: [Physopt 32-572] Net tester/io_led_OBUF[13]_inst_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[13]_inst_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[11]_inst_i_23_n_0.  Did not re-place instance tester/io_led_OBUF[11]_inst_i_23
INFO: [Physopt 32-572] Net tester/io_led_OBUF[11]_inst_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[11]_inst_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[11]_inst_i_26_n_0.  Did not re-place instance tester/io_led_OBUF[11]_inst_i_26
INFO: [Physopt 32-572] Net tester/io_led_OBUF[11]_inst_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[11]_inst_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[10]_inst_i_39_n_0.  Did not re-place instance tester/io_led_OBUF[10]_inst_i_39
INFO: [Physopt 32-134] Processed net tester/io_led_OBUF[10]_inst_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net tester/io_led_OBUF[10]_inst_i_39_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[10]_inst_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[10]_inst_i_42_n_0.  Did not re-place instance tester/io_led_OBUF[10]_inst_i_42
INFO: [Physopt 32-572] Net tester/io_led_OBUF[10]_inst_i_42_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[10]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/tickctr/M_stepctr_d.  Did not re-place instance tester/tickctr/M_stepctr_q[7]_i_2_comp
INFO: [Physopt 32-134] Processed net tester/tickctr/M_stepctr_d. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net tester/tickctr/M_stepctr_d was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net tester/tickctr/M_stepctr_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/M_stepctr_q[1].  Did not re-place instance tester/M_stepctr_q_reg[1]
INFO: [Physopt 32-702] Processed net tester/M_stepctr_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/M_tester_alu_b[2]_repN_2.  Did not re-place instance tester/M_dff_b_q_reg[2]_replica_2
INFO: [Physopt 32-702] Processed net tester/M_tester_alu_b[2]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/M_dff_run_q_i_3_n_0.  Did not re-place instance tester/M_dff_run_q_i_3
INFO: [Physopt 32-702] Processed net tester/M_dff_run_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_3_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_3
INFO: [Physopt 32-702] Processed net tester/io_led_OBUF[15]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tester/io_led_OBUF[15]_inst_i_6_n_0.  Did not re-place instance tester/io_led_OBUF[15]_inst_i_6
INFO: [Physopt 32-735] Processed net tester/io_led_OBUF[15]_inst_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 10e8f9fc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.910 ; gain = 9.137

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 10e8f9fc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.910 ; gain = 9.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1482.910 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.003 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.793  |          6.310  |            9  |              0  |                    25  |           0  |           2  |  00:00:06  |
|  Total          |          0.793  |          6.310  |            9  |              0  |                    25  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.910 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 114bea56d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.910 ; gain = 9.137
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.910 ; gain = 23.621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1491.723 ; gain = 8.813
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 12197289 ConstDB: 0 ShapeSum: 346add2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ea7d7277

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1590.008 ; gain = 84.293
Post Restoration Checksum: NetGraph: 1cbb75a5 NumContArr: cdc1fcd2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ea7d7277

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1590.008 ; gain = 84.293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ea7d7277

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.988 ; gain = 90.273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ea7d7277

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.988 ; gain = 90.273
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 135310db7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.383 ; gain = 97.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.216  | TNS=0.000  | WHS=-0.065 | THS=-1.249 |

Phase 2 Router Initialization | Checksum: a8619559

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.383 ; gain = 97.668

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1087
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1087
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cab10309

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.383 ; gain = 97.668
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                                 tester/M_state_q_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-1.309 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b8a4b16b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-1.813 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f775a90a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359
Phase 4 Rip-up And Reroute | Checksum: f775a90a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c7db5d3b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.095 | TNS=-0.669 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12f03c1b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12f03c1b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359
Phase 5 Delay and Skew Optimization | Checksum: 12f03c1b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 131fe2cd4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.094 | TNS=-0.661 | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131fe2cd4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359
Phase 6 Post Hold Fix | Checksum: 131fe2cd4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.486805 %
  Global Horizontal Routing Utilization  = 0.563639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 150b3c0e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.074 ; gain = 98.359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 150b3c0e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.074 ; gain = 99.359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18bbf652d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.074 ; gain = 99.359

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.094 | TNS=-0.661 | WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18bbf652d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.074 ; gain = 99.359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.074 ; gain = 99.359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.074 ; gain = 113.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1615.000 ; gain = 9.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
261 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13170720 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/hhzhe/Documents/alchitry/ALUfinal/work/vivado/ALUfinal/ALUfinal.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov  6 03:47:45 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
281 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2067.172 ; gain = 416.793
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:47:45 2020...
[Fri Nov  6 03:47:48 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 1013.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:47:48 2020...

Finished building project.
