
*** Running vivado
    with args -log InputFrames.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source InputFrames.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source InputFrames.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 322.363 ; gain = 87.645
INFO: [Synth 8-638] synthesizing module 'InputFrames' [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/synth/InputFrames.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'InputFrames' (9#1) [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/synth/InputFrames.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 578.793 ; gain = 344.074
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 578.793 ; gain = 344.074
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 648.250 ; gain = 1.504
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 648.250 ; gain = 413.531
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 648.250 ; gain = 413.531
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 648.250 ; gain = 413.531
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 648.250 ; gain = 413.531
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 648.250 ; gain = 413.531
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 702.645 ; gain = 467.926
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 702.645 ; gain = 467.926
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 712.172 ; gain = 477.453
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 723.965 ; gain = 489.246
