Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 23 18:48:29 2025
| Host         : LAPTOP-59HQHQEK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   328 |
|    Minimum number of control sets                        |   328 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   789 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   328 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     8 |
| >= 16              |   180 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1873 |          601 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             550 |          219 |
| Yes          | No                    | No                     |            3771 |         1107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3113 |          777 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                     Enable Signal                                                                                                     |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm[29]                                                                                                                                                                                  |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                       |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                          | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[185]_i_1_n_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                      |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                              | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                        | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                        | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                    | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[185]_i_1_n_0                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                              | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                      |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                          | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift                                                              |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                   | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0             |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                      |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift                                                              |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                   | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0                                                                                                                        | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0                                                                                                                        | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                                                 |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                   | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                   | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                     | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                                                 |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/waddr                                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/waddr                                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Ky_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                        | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Conv_0/inst/Conv_fmul_32ns_32cud_U2/Conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Sy_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Kx_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                              |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Sx_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                        | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state53                                                                                                                                                                              | design_1_i/Pool_0/inst/i_op_assign_3_reg_329                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_Ky_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state26                                                                                                                                                                              |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state24                                                                                                                                                                              |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/i_op_assign_2_reg_306[7]_i_2_n_0                                                                                                                                                               | design_1_i/Pool_0/inst/i_op_assign_2_reg_3060                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_Kx_V[7]_i_1_n_0                                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                   | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                           | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                             | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                             | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                           | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                    |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                              | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                    |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                    |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                     |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                              | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                    |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                    |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                    | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                        |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/i_op_assign_reg_296[31]_i_1_n_0                                                                                                                                                                | design_1_i/Pool_0/inst/i_op_assign_reg_296[29]_i_1_n_0                                                                                                |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                        |               12 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ap_NS_fsm18_out                                                                                                                                                          | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/SR[0]                                                                                                    |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                            |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                      |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                      |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_CHout_V[15]_i_1_n_0                                                                                                                                                  | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_Win_V[15]_i_1_n_0                                                                                                                                                    | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Win_V[15]_i_1_n_0                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_Hin_V[15]_i_1_n_0                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm17_out                                                                                                                                                                                | design_1_i/Conv_0/inst/i_op_assign_14_reg_288                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_NS_fsm128_out                                                                                                                                                                               | design_1_i/Pool_0/inst/op_assign_reg_216                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                    | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_Hin_V[15]_i_1_n_0                                                                                                                                                    | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                  | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state25                                                                                                                                                                              |                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state33                                                                                                                                                                              |                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/p_1_in                                                                                                                                                                                         |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                        |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/p_1_in                                                                                                                                                                                         |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm[26]                                                                                                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                  | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state25                                                                                                                                                                              |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                               |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state27                                                                                                                                                                              |                                                                                                                                                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state32                                                                                                                                                                              |                                                                                                                                                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/i_op_assign_1_reg_261[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                               |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state30                                                                                                                                                                              |                                                                                                                                                       |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/i_op_assign_reg_296[31]_i_1_n_0                                                                                                                                                                |                                                                                                                                                       |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                         | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                      |                                                                                                                                                       |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                      |                                                                                                                                                       |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                         | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Conv_0/inst/Conv_fmul_32ns_32cud_U2/Conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                   |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[28]_0[0]                                                                                                                                      |                                                                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Pool_0/inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                    |                                                                                                                                                       |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/gmem_addr_2_reg_11410                                                                                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/gmem_addr_3_reg_11350                                                                                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0[0]                                                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[28]                                                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                    |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                     |                                                                                                                                                       |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state53                                                                                                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                   | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                   | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                     |                                                                                                                                                       |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                     |                                                                                                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                     |                                                                                                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state38                                                                                                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                    |                                                                                                                                                       |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                    |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state68                                                                                                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state69                                                                                                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                           | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |               15 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                             | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                 |               15 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                           | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                      |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                     |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                      |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                     |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                             | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                          |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                             |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm[30]                                                                                                                                                                                  |                                                                                                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm[32]                                                                                                                                                                                  |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_feature_out[31]_i_1_n_0                                                                                                                                              | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                     |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_bias[31]_i_1_n_0                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_feature_out[31]_i_1_n_0                                                                                                                                              | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_feature_in[31]_i_1_n_0                                                                                                                                               | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state51                                                                                                                                                                              |                                                                                                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/int_feature_in[31]_i_1_n_0                                                                                                                                               | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                    |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_sdiv_19s_9nseOg_U5/Conv_sdiv_19s_9nseOg_div_U/Conv_sdiv_19s_9nseOg_div_u_0/r_stage_reg[19]_0[0]                                                                                           |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                       |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                         | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_W[31]_i_1_n_0                                                                                                                                                        | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[64][0]                                                                                                                                       |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                         | design_1_i/Conv_0/inst/Conv_fcmp_32ns_32dEe_U3/Conv_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                         | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/D[3]                                                                                                                                                       |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                    |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                    |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                    |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/sum_3_be_reg_340[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                       |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/sum_5_reg_356[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_NS_fsm[25]                                                                                                                                                                                  |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state52                                                                                                                                                                              | design_1_i/Conv_0/inst/i_op_assign_18_reg_402                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state64                                                                                                                                                                              |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/D[2]                                                                                                                                                       |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                       |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                             |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                       |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[40][0]                                                                                                                                       |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state26                                                                                                                                                                              |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/grp_fu_700_ap_start                                                                                                                                                                            |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm16_out                                                                                                                                                                                | design_1_i/Conv_0/inst/i_op_assign_15_reg_299                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                             |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state21                                                                                                                                                                              |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U6/Pool_udiv_16ns_8nfYi_div_U/Pool_udiv_16ns_8nfYi_div_u_0/r_stage_reg[16]_0[0]                                                                                           |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                    |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                             |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state31                                                                                                                                                                              |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state46                                                                                                                                                                              |                                                                                                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                          |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                      | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                      | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                              | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                       |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                 |                                                                                                                                                       |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                       |                                                                                                                                                       |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                      |                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                      |                                                                                                                                                       |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                       |                                                                                                                                                       |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                     | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                    | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                     | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                    | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                            |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                       |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                       |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                              |                                                                                                                                                       |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state51                                                                                                                                                                              | design_1_i/Conv_0/inst/ap_CS_fsm_state32                                                                                                              |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/i_op_assign_15_reg_2990                                                                                                                                                                        |                                                                                                                                                       |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                            |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                     |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U6/Pool_udiv_16ns_8nfYi_div_U/E[0]                                                                                                                                        |                                                                                                                                                       |               15 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                               |                                                                                                                                                       |               25 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                               |                                                                                                                                                       |               24 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            |                                                                                                                                                       |               27 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                            |                                                                                                                                                       |               22 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_NS_fsm14_out                                                                                                                                                                                | design_1_i/Conv_0/inst/i_op_assign_17_reg_367                                                                                                         |               15 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_sdiv_19s_9nseOg_U5/Conv_sdiv_19s_9nseOg_div_U/E[0]                                                                                                                                        |                                                                                                                                                       |               17 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state23                                                                                                                                                                              |                                                                                                                                                       |               17 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                             | design_1_i/Pool_0/inst/i_op_assign_1_reg_261[15]_i_1_n_0                                                                                              |               14 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state28                                                                                                                                                                              |                                                                                                                                                       |               17 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                             | design_1_i/Conv_0/inst/ap_CS_fsm_state27                                                                                                              |               15 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state22                                                                                                                                                                              |                                                                                                                                                       |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_NS_fsm127_out                                                                                                                                                                               | design_1_i/Pool_0/inst/i_op_assign_s_reg_227                                                                                                          |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                 | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                 | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                               |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                               |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                               |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                               |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                |               17 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/add_ln1352_reg_15900                                                                                                                                                                           |                                                                                                                                                       |               24 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/Pool_AXILiteS_s_axi_U/grp_fu_410_ap_start                                                                                                                                                      |                                                                                                                                                       |               23 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                       |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                       |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pool_0/inst/ap_CS_fsm_state20                                                                                                                                                                              |                                                                                                                                                       |               42 |            142 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               66 |            172 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       | design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                              |               62 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ap_NS_fsm18_out                                                                                                                                                          |                                                                                                                                                       |               66 |            217 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv_0/inst/ap_CS_fsm_state24                                                                                                                                                                              |                                                                                                                                                       |               58 |            222 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                       |                                                                                                                                                       |              604 |           1909 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


