<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p120" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_120{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_120{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_120{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_120{left:189px;bottom:998px;}
#t5_120{left:516px;bottom:998px;letter-spacing:-0.12px;}
#t6_120{left:516px;bottom:976px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t7_120{left:549px;bottom:976px;letter-spacing:-0.11px;}
#t8_120{left:516px;bottom:956px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t9_120{left:549px;bottom:956px;letter-spacing:-0.11px;}
#ta_120{left:516px;bottom:936px;letter-spacing:-0.11px;}
#tb_120{left:516px;bottom:920px;letter-spacing:-0.12px;}
#tc_120{left:516px;bottom:903px;letter-spacing:-0.11px;}
#td_120{left:189px;bottom:878px;letter-spacing:-0.14px;}
#te_120{left:516px;bottom:878px;letter-spacing:-0.14px;}
#tf_120{left:189px;bottom:854px;letter-spacing:-0.12px;}
#tg_120{left:516px;bottom:854px;letter-spacing:-0.11px;}
#th_120{left:516px;bottom:833px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ti_120{left:549px;bottom:833px;letter-spacing:-0.12px;}
#tj_120{left:516px;bottom:813px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tk_120{left:549px;bottom:813px;letter-spacing:-0.12px;}
#tl_120{left:189px;bottom:788px;letter-spacing:-0.12px;}
#tm_120{left:516px;bottom:788px;letter-spacing:-0.14px;}
#tn_120{left:81px;bottom:764px;letter-spacing:-0.15px;}
#to_120{left:142px;bottom:764px;letter-spacing:-0.18px;}
#tp_120{left:189px;bottom:764px;letter-spacing:-0.14px;}
#tq_120{left:516px;bottom:764px;letter-spacing:-0.11px;}
#tr_120{left:516px;bottom:742px;letter-spacing:-0.11px;}
#ts_120{left:516px;bottom:726px;letter-spacing:-0.11px;}
#tt_120{left:189px;bottom:701px;}
#tu_120{left:423px;bottom:701px;letter-spacing:-0.15px;}
#tv_120{left:516px;bottom:701px;letter-spacing:-0.12px;}
#tw_120{left:516px;bottom:680px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_120{left:189px;bottom:655px;letter-spacing:-0.09px;}
#ty_120{left:516px;bottom:655px;letter-spacing:-0.14px;}
#tz_120{left:189px;bottom:631px;}
#t10_120{left:423px;bottom:631px;letter-spacing:-0.15px;}
#t11_120{left:516px;bottom:631px;letter-spacing:-0.11px;}
#t12_120{left:516px;bottom:609px;letter-spacing:-0.11px;}
#t13_120{left:189px;bottom:585px;letter-spacing:-0.09px;}
#t14_120{left:516px;bottom:585px;letter-spacing:-0.14px;}
#t15_120{left:189px;bottom:561px;}
#t16_120{left:423px;bottom:561px;letter-spacing:-0.15px;}
#t17_120{left:516px;bottom:561px;letter-spacing:-0.11px;}
#t18_120{left:516px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_120{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t1a_120{left:516px;bottom:515px;letter-spacing:-0.14px;}
#t1b_120{left:189px;bottom:490px;letter-spacing:-0.12px;}
#t1c_120{left:423px;bottom:490px;letter-spacing:-0.14px;}
#t1d_120{left:516px;bottom:490px;letter-spacing:-0.11px;}
#t1e_120{left:516px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_120{left:189px;bottom:444px;letter-spacing:-0.12px;}
#t1g_120{left:423px;bottom:444px;letter-spacing:-0.15px;}
#t1h_120{left:516px;bottom:444px;letter-spacing:-0.12px;}
#t1i_120{left:516px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1j_120{left:189px;bottom:399px;letter-spacing:-0.12px;}
#t1k_120{left:516px;bottom:399px;letter-spacing:-0.14px;}
#t1l_120{left:189px;bottom:374px;letter-spacing:-0.13px;}
#t1m_120{left:423px;bottom:374px;letter-spacing:-0.14px;}
#t1n_120{left:516px;bottom:374px;letter-spacing:-0.12px;}
#t1o_120{left:516px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_120{left:189px;bottom:328px;letter-spacing:-0.17px;}
#t1q_120{left:423px;bottom:328px;letter-spacing:-0.14px;}
#t1r_120{left:516px;bottom:328px;letter-spacing:-0.13px;}
#t1s_120{left:516px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_120{left:189px;bottom:283px;letter-spacing:-0.12px;}
#t1u_120{left:516px;bottom:283px;letter-spacing:-0.14px;}
#t1v_120{left:189px;bottom:258px;letter-spacing:-0.17px;}
#t1w_120{left:423px;bottom:258px;letter-spacing:-0.15px;}
#t1x_120{left:516px;bottom:258px;letter-spacing:-0.12px;}
#t1y_120{left:516px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_120{left:189px;bottom:212px;letter-spacing:-0.12px;}
#t20_120{left:423px;bottom:212px;letter-spacing:-0.14px;}
#t21_120{left:516px;bottom:212px;letter-spacing:-0.12px;}
#t22_120{left:516px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t23_120{left:189px;bottom:166px;letter-spacing:-0.12px;}
#t24_120{left:516px;bottom:166px;letter-spacing:-0.14px;}
#t25_120{left:189px;bottom:142px;letter-spacing:-0.16px;}
#t26_120{left:423px;bottom:142px;letter-spacing:-0.13px;}
#t27_120{left:516px;bottom:142px;letter-spacing:-0.11px;}
#t28_120{left:516px;bottom:121px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t29_120{left:200px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2a_120{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2b_120{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_120{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_120{left:219px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2e_120{left:445px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_120{left:635px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2g_120{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2h_120{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_120{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_120{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_120{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_120{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_120{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts120" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg120" style="-webkit-user-select: none;"><object width="935" height="1210" data="120/120.svg" type="image/svg+xml" id="pdf120" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_120" class="t s1_120">2-104 </span><span id="t2_120" class="t s1_120">Vol. 4 </span>
<span id="t3_120" class="t s2_120">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_120" class="t s3_120">8 </span><span id="t5_120" class="t s3_120">L2 Enabled (R/W) </span>
<span id="t6_120" class="t s3_120">1 = </span><span id="t7_120" class="t s3_120">L2 cache has been initialized. </span>
<span id="t8_120" class="t s3_120">0 = </span><span id="t9_120" class="t s3_120">Disabled (default). </span>
<span id="ta_120" class="t s3_120">Until this bit is set the processor will not respond to the </span>
<span id="tb_120" class="t s3_120">WBINVD instruction or the assertion of the FLUSH# </span>
<span id="tc_120" class="t s3_120">input. </span>
<span id="td_120" class="t s3_120">22:9 </span><span id="te_120" class="t s3_120">Reserved </span>
<span id="tf_120" class="t s3_120">23 </span><span id="tg_120" class="t s3_120">L2 Not Present (R/O) </span>
<span id="th_120" class="t s3_120">0 = </span><span id="ti_120" class="t s3_120">L2 Present. </span>
<span id="tj_120" class="t s3_120">1 = </span><span id="tk_120" class="t s3_120">L2 Not Present. </span>
<span id="tl_120" class="t s3_120">63:24 </span><span id="tm_120" class="t s3_120">Reserved </span>
<span id="tn_120" class="t s3_120">1A0H </span><span id="to_120" class="t s3_120">416 </span><span id="tp_120" class="t s3_120">IA32_MISC_ENABLE </span><span id="tq_120" class="t s3_120">Enable Misc. Processor Features (R/W) </span>
<span id="tr_120" class="t s3_120">Allows a variety of processor functions to be enabled </span>
<span id="ts_120" class="t s3_120">and disabled. </span>
<span id="tt_120" class="t s3_120">0 </span><span id="tu_120" class="t s3_120">Core </span><span id="tv_120" class="t s3_120">Fast-Strings Enable </span>
<span id="tw_120" class="t s3_120">See Table 2-2. </span>
<span id="tx_120" class="t s3_120">2:1 </span><span id="ty_120" class="t s3_120">Reserved </span>
<span id="tz_120" class="t s3_120">3 </span><span id="t10_120" class="t s3_120">Module </span><span id="t11_120" class="t s3_120">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t12_120" class="t s3_120">See Table 2-2. Default value is 0. </span>
<span id="t13_120" class="t s3_120">6:4 </span><span id="t14_120" class="t s3_120">Reserved </span>
<span id="t15_120" class="t s3_120">7 </span><span id="t16_120" class="t s3_120">Core </span><span id="t17_120" class="t s3_120">Performance Monitoring Available (R) </span>
<span id="t18_120" class="t s3_120">See Table 2-2. </span>
<span id="t19_120" class="t s3_120">10:8 </span><span id="t1a_120" class="t s3_120">Reserved </span>
<span id="t1b_120" class="t s3_120">11 </span><span id="t1c_120" class="t s3_120">Core </span><span id="t1d_120" class="t s3_120">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1e_120" class="t s3_120">See Table 2-2. </span>
<span id="t1f_120" class="t s3_120">12 </span><span id="t1g_120" class="t s3_120">Core </span><span id="t1h_120" class="t s3_120">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1i_120" class="t s3_120">See Table 2-2. </span>
<span id="t1j_120" class="t s3_120">15:13 </span><span id="t1k_120" class="t s3_120">Reserved </span>
<span id="t1l_120" class="t s3_120">16 </span><span id="t1m_120" class="t s3_120">Module </span><span id="t1n_120" class="t s3_120">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1o_120" class="t s3_120">See Table 2-2. </span>
<span id="t1p_120" class="t s3_120">18 </span><span id="t1q_120" class="t s3_120">Core </span><span id="t1r_120" class="t s3_120">ENABLE MONITOR FSM (R/W) </span>
<span id="t1s_120" class="t s3_120">See Table 2-2. </span>
<span id="t1t_120" class="t s3_120">21:19 </span><span id="t1u_120" class="t s3_120">Reserved </span>
<span id="t1v_120" class="t s3_120">22 </span><span id="t1w_120" class="t s3_120">Core </span><span id="t1x_120" class="t s3_120">Limit CPUID Maxval (R/W) </span>
<span id="t1y_120" class="t s3_120">See Table 2-2. </span>
<span id="t1z_120" class="t s3_120">23 </span><span id="t20_120" class="t s3_120">Module </span><span id="t21_120" class="t s3_120">xTPR Message Disable (R/W) </span>
<span id="t22_120" class="t s3_120">See Table 2-2. </span>
<span id="t23_120" class="t s3_120">33:24 </span><span id="t24_120" class="t s3_120">Reserved </span>
<span id="t25_120" class="t s3_120">34 </span><span id="t26_120" class="t s3_120">Core </span><span id="t27_120" class="t s3_120">XD Bit Disable (R/W) </span>
<span id="t28_120" class="t s3_120">See Table 2-2. </span>
<span id="t29_120" class="t s4_120">Table 2-7. </span><span id="t2a_120" class="t s4_120">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t2b_120" class="t s5_120">Register </span>
<span id="t2c_120" class="t s5_120">Address </span><span id="t2d_120" class="t s5_120">Register Name / Bit Fields </span><span id="t2e_120" class="t s5_120">Scope </span><span id="t2f_120" class="t s5_120">Bit Description </span>
<span id="t2g_120" class="t s5_120">Hex </span><span id="t2h_120" class="t s5_120">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
