<module name="OCP_SOCKET_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_PRM" acronym="REVISION_PRM" offset="0x0" width="32" description="This register contains the IP revision code for the PRM part of the PRCM">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x- - TI Internal data" description="Revision Number" range="" rwaccess="R"/>
  </register>
  <register id="PRM_IRQSTATUS_MPU" acronym="PRM_IRQSTATUS_MPU" offset="0x10" width="32" description="This register provides status on MPU interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MM_DONE_ST" width="1" begin="31" end="31" resetval="0" description="MM ABB mode change done. This status is set when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CRTL register. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="ABB_MM_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MM_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_MM_VPACK_ST" width="1" begin="30" end="30" resetval="0" description="Voltage Controller MM voltage processor command acknowledge status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_MM_VPACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_MM_VPACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_TRANXDONE_ST" width="1" begin="29" end="29" resetval="0" description="Voltage Processor MM transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_TRANXDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_TRANXDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_EQVALUE_ST" width="1" begin="28" end="28" resetval="0" description="Voltage Processor MM voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_EQVALUE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_EQVALUE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_NOSMPSACK_ST" width="1" begin="27" end="27" resetval="0" description="Voltage Processor MM timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_NOSMPSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_NOSMPSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_MAXVDD_ST" width="1" begin="26" end="26" resetval="0" description="Voltage Processor MM voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_MAXVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_MAXVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_MINVDD_ST" width="1" begin="25" end="25" resetval="0" description="Voltage Processor MM voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_MINVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_MINVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_OPPCHANGEDONE_ST" width="1" begin="24" end="24" resetval="0" description="Voltage Processor MM OPP change done status, including ABB mode change done if applicable (OPP_CHANGE bit cleared in PRM_ABBLDO_MM_CRTL). It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_OPPCHANGEDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_OPPCHANGEDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_CORE_VPACK_ST" width="1" begin="22" end="22" resetval="0" description="Voltage Controller CORE voltage processor command acknowledge status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_CORE_VPACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_CORE_VPACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_TRANXDONE_ST" width="1" begin="21" end="21" resetval="0" description="Voltage Processor CORE transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_TRANXDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_TRANXDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_EQVALUE_ST" width="1" begin="20" end="20" resetval="0" description="Voltage Processor CORE voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_EQVALUE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_EQVALUE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_NOSMPSACK_ST" width="1" begin="19" end="19" resetval="0" description="Voltage Processor CORE timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_NOSMPSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_NOSMPSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_MAXVDD_ST" width="1" begin="18" end="18" resetval="0" description="Voltage Processor CORE voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_MAXVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_MAXVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_MINVDD_ST" width="1" begin="17" end="17" resetval="0" description="Voltage Processor CORE voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_MINVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_MINVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_OPPCHANGEDONE_ST" width="1" begin="16" end="16" resetval="0" description="Voltage Processor CORE OPP change done status. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_OPPCHANGEDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_OPPCHANGEDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_BYPASSACK_ST" width="1" begin="14" end="14" resetval="0" description="Voltage Controller bypass command acknowledge status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_BYPASSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_BYPASSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_TOERR_ST" width="1" begin="13" end="13" resetval="0" description="Voltage Controller timeout error event status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_TOERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_TOERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_RAERR_ST" width="1" begin="12" end="12" resetval="0" description="Voltage Controller register address acknowledge error event status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_RAERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_RAERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_SAERR_ST" width="1" begin="11" end="11" resetval="0x0" description="Voltage Controller slave address acknowledge error event status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_SAERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_SAERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0" description="IO pad event interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="8" end="8" resetval="0" description="Software supervised transition completed event interrupt status (any domain). Asserted upon completion of any clock domain force wakeup transition or upon completion of any power domain sleep transition with at least one enclosed clock domain configured in forced-sleep." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="TRANSITION_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="TRANSITION_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_MPU_2" acronym="PRM_IRQSTATUS_MPU_2" offset="0x14" width="32" description="This register provides status on MPU interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="7" end="7" resetval="0" description="MPU ABB mode change done. This status is set when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MPU_CRTL register. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_MPU_VPACK_ST" width="1" begin="6" end="6" resetval="0" description="Voltage Controller MPU voltage processor command acknowledge status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_MPU_VPACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_MPU_VPACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_TRANXDONE_ST" width="1" begin="5" end="5" resetval="0" description="Voltage Processor MPU transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_TRANXDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_TRANXDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_EQVALUE_ST" width="1" begin="4" end="4" resetval="0" description="Voltage Processor MPU voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_EQVALUE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_EQVALUE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_NOSMPSACK_ST" width="1" begin="3" end="3" resetval="0" description="Voltage Processor MPU timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_NOSMPSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_NOSMPSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_MAXVDD_ST" width="1" begin="2" end="2" resetval="0" description="Voltage Processor MPU voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_MAXVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_MAXVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_MINVDD_ST" width="1" begin="1" end="1" resetval="0" description="Voltage Processor MPU voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_MINVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_MINVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MPU_OPPCHANGEDONE_ST" width="1" begin="0" end="0" resetval="0" description="Voltage Processor MPU OPP change done status, including ABB mode change done if applicable (OPP_CHANGE bit cleared in PRM_ABBLDO_MPU_CRTL). It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MPU_OPPCHANGEDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MPU_OPPCHANGEDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_MPU" acronym="PRM_IRQENABLE_MPU" offset="0x18" width="32" description="This register is used to enable or disable MPU interrupt activation upon presence of corresponding bit.">
    <bitfield id="ABB_MM_DONE_EN" width="1" begin="31" end="31" resetval="0" description="MM ABB mode change done enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_fal" token="ABB_MM_DONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MM_DONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_MM_VPACK_EN" width="1" begin="30" end="30" resetval="0" description="Voltage Controller MM voltage processor command acknowledge enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_MM_VPACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_MM_VPACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_TRANXDONE_EN" width="1" begin="29" end="29" resetval="0" description="Voltage Processor MM transaction completion enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_TRANXDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_TRANXDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_EQVALUE_EN" width="1" begin="28" end="28" resetval="0" description="Voltage Processor MM voltage value change event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_EQVALUE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_EQVALUE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_NOSMPSACK_EN" width="1" begin="27" end="27" resetval="0" description="Voltage Processor MM timeout event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_NOSMPSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_NOSMPSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_MAXVDD_EN" width="1" begin="26" end="26" resetval="0" description="Voltage Processor MM voltage higher limit event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_MAXVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_MAXVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_MINVDD_EN" width="1" begin="25" end="25" resetval="0" description="Voltage Processor MM voltage lower limit event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_MINVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_MINVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_OPPCHANGEDONE_EN" width="1" begin="24" end="24" resetval="0" description="Voltage Processor MM OPP change done enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_OPPCHANGEDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_OPPCHANGEDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_CORE_VPACK_EN" width="1" begin="22" end="22" resetval="0" description="Voltage Controller CORE voltage processor command acknowledge enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_CORE_VPACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_CORE_VPACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_TRANXDONE_EN" width="1" begin="21" end="21" resetval="0" description="Voltage Processor CORE transaction completion enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_TRANXDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_TRANXDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_EQVALUE_EN" width="1" begin="20" end="20" resetval="0" description="Voltage Processor CORE voltage value change event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_EQVALUE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_EQVALUE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_NOSMPSACK_EN" width="1" begin="19" end="19" resetval="0" description="Voltage Processor CORE timeout event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_NOSMPSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_NOSMPSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_MAXVDD_EN" width="1" begin="18" end="18" resetval="0" description="Voltage Processor CORE voltage higher limit event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_MAXVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_MAXVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_MINVDD_EN" width="1" begin="17" end="17" resetval="0" description="Voltage Processor CORE voltage lower limit event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_MINVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_MINVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_OPPCHANGEDONE_EN" width="1" begin="16" end="16" resetval="0" description="Voltage Processor CORE OPP change done enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_OPPCHANGEDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_OPPCHANGEDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_BYPASSACK_EN" width="1" begin="14" end="14" resetval="0" description="Voltage Controller bypass command acknowledge enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_BYPASSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_BYPASSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_TOERR_EN" width="1" begin="13" end="13" resetval="0" description="Voltage Controller timeout error event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_TOERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_TOERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_RAERR_EN" width="1" begin="12" end="12" resetval="0" description="Voltage Controller register address acknowledge error event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_RAERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_RAERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_SAERR_EN" width="1" begin="11" end="11" resetval="0x0" description="Voltage Controller slave address acknowledge error event enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_SAERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_SAERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0" description="IO pad event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="8" end="8" resetval="0" description="Software supervised transition completed event interrupt enable (any domain)." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="TRANSITION_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="TRANSITION_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0" description="ABE DPLL recalibration interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0" description="PER DPLL recalibration interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0" description="MPU DPLL recalibration interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0" description="CORE DPLL recalibration interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_MPU_2" acronym="PRM_IRQENABLE_MPU_2" offset="0x1C" width="32" description="This register is used to enable or disable MPU interrupt activation upon presence of corresponding bit.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="7" end="7" resetval="0" description="MPU ABB mode change done enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_fal" token="ABB_MPU_DONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MPU_DONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_MPU_VPACK_EB" width="1" begin="6" end="6" resetval="0" description="Voltage Controller MPU voltage processor command acknowledge enable." range="" rwaccess="RW">
      <bitenum value="0" id="Interrupt_is_masked" token="VC_MPU_VPACK_EB_0" description="Interrupt is masked"/>
      <bitenum value="1" id="Interrupt_is_enabled" token="VC_MPU_VPACK_EB_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_TRANXDONE_EN" width="1" begin="5" end="5" resetval="0" description="Voltage Processor MPU transaction completion enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_TRANXDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_TRANXDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_EQVALUE_EN" width="1" begin="4" end="4" resetval="0" description="Voltage Processor MPU voltage value change event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_EQVALUE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_EQVALUE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_NOSMPSACK_EN" width="1" begin="3" end="3" resetval="0" description="Voltage Processor MPU timeout event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_NOSMPSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_NOSMPSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_MAXVDD_EN" width="1" begin="2" end="2" resetval="0" description="Voltage Processor MPU voltage higher limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_MAXVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_MAXVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_MINVDD_EN" width="1" begin="1" end="1" resetval="0" description="Voltage Processor MPU voltage lower limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_MINVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_MINVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MPU_OPPCHANGEDONE_EN" width="1" begin="0" end="0" resetval="0" description="Voltage Processor MPU OPP change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MPU_OPPCHANGEDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MPU_OPPCHANGEDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_IPU" acronym="PRM_IRQSTATUS_IPU" offset="0x20" width="32" description="This register provides status on IPU interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MM_DONE_ST" width="1" begin="31" end="31" resetval="0" description="MM ABB mode change done. This status is set when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CRTL register. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="ABB_MM_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MM_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_MM_VPACK_ST" width="1" begin="30" end="30" resetval="0" description="Voltage Controller MM voltage processor command acknowledge status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_MM_VPACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_MM_VPACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_TRANXDONE_ST" width="1" begin="29" end="29" resetval="0" description="Voltage Processor MM transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_TRANXDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_TRANXDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_EQVALUE_ST" width="1" begin="28" end="28" resetval="0" description="Voltage Processor MM voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_EQVALUE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_EQVALUE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_NOSMPSACK_ST" width="1" begin="27" end="27" resetval="0" description="Voltage Processor MM timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_NOSMPSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_NOSMPSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_MAXVDD_ST" width="1" begin="26" end="26" resetval="0" description="Voltage Processor MM voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_MAXVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_MAXVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_MINVDD_ST" width="1" begin="25" end="25" resetval="0" description="Voltage Processor MM voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_MINVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_MINVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_MM_OPPCHANGEDONE_ST" width="1" begin="24" end="24" resetval="0" description="Voltage Processor MM OPP change done status, including ABB mode change done if applicable (OPP_CHANGE bit cleared in PRM_ABBLDO_MM_CRTL). It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_MM_OPPCHANGEDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_MM_OPPCHANGEDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_CORE_VPACK_ST" width="1" begin="22" end="22" resetval="0" description="Voltage Controller CORE voltage processor command acknowledge status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_CORE_VPACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_CORE_VPACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_TRANXDONE_ST" width="1" begin="21" end="21" resetval="0" description="Voltage Processor CORE transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_TRANXDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_TRANXDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_EQVALUE_ST" width="1" begin="20" end="20" resetval="0" description="Voltage Processor CORE voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_EQVALUE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_EQVALUE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_NOSMPSACK_ST" width="1" begin="19" end="19" resetval="0" description="Voltage Processor CORE timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_NOSMPSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_NOSMPSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_MAXVDD_ST" width="1" begin="18" end="18" resetval="0" description="Voltage Processor CORE voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_MAXVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_MAXVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_MINVDD_ST" width="1" begin="17" end="17" resetval="0" description="Voltage Processor CORE voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_MINVDD_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_MINVDD_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VP_CORE_OPPCHANGEDONE_ST" width="1" begin="16" end="16" resetval="0" description="Voltage Processor CORE OPP change done status. It is cleared by SW." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VP_CORE_OPPCHANGEDONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VP_CORE_OPPCHANGEDONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_BYPASSACK_ST" width="1" begin="14" end="14" resetval="0" description="Voltage Controller bypass command acknowledge status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_BYPASSACK_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_BYPASSACK_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_TOERR_ST" width="1" begin="13" end="13" resetval="0" description="Voltage Controller timeout error event status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_TOERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_TOERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_RAERR_ST" width="1" begin="12" end="12" resetval="0" description="Voltage Controller register address acknowledge error event status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_RAERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_RAERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="VC_SAERR_ST" width="1" begin="11" end="11" resetval="0" description="Voltage Controller slave address acknowledge error event status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="VC_SAERR_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="VC_SAERR_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0" description="IO pad event interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="8" end="8" resetval="0" description="Software supervised transition completed event interrupt status (any domain). Asserted upon completion of any clock domain force wakeup transition or upon completion of any power domain sleep transition with at least one enclosed clock domain configured in forced-sleep." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="TRANSITION_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="TRANSITION_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_IPU" acronym="PRM_IRQENABLE_IPU" offset="0x28" width="32" description="This register is used to enable or disable IPU interrupt activation upon presence of corresponding bit.">
    <bitfield id="ABB_MM_DONE_EN" width="1" begin="31" end="31" resetval="0" description="MM ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_fal" token="ABB_MM_DONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_tru" token="ABB_MM_DONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_MM_VPACK_EN" width="1" begin="30" end="30" resetval="0" description="Voltage Controller MM voltage processor command acknowledge enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_MM_VPACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_MM_VPACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_TRANXDONE_EN" width="1" begin="29" end="29" resetval="0" description="Voltage Processor MM transaction completion enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_TRANXDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_TRANXDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_EQVALUE_EN" width="1" begin="28" end="28" resetval="0" description="Voltage Processor MM voltage value change event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_EQVALUE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_EQVALUE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_NOSMPSACK_EN" width="1" begin="27" end="27" resetval="0" description="Voltage Processor MM timeout event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_NOSMPSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_NOSMPSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_MAXVDD_EN" width="1" begin="26" end="26" resetval="0" description="Voltage Processor MM voltage higher limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_MAXVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_MAXVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_MINVDD_EN" width="1" begin="25" end="25" resetval="0" description="Voltage Processor MM voltage lower limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_MINVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_MINVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_MM_OPPCHANGEDONE_EN" width="1" begin="24" end="24" resetval="0" description="Voltage Processor MM OPP change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_MM_OPPCHANGEDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_MM_OPPCHANGEDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_CORE_VPACK_EN" width="1" begin="22" end="22" resetval="0" description="Voltage Controller CORE voltage processor command acknowledge enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_CORE_VPACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_CORE_VPACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_TRANXDONE_EN" width="1" begin="21" end="21" resetval="0" description="Voltage Processor CORE transaction completion enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_TRANXDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_TRANXDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_EQVALUE_EN" width="1" begin="20" end="20" resetval="0" description="Voltage Processor CORE voltage value change event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_EQVALUE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_EQVALUE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_NOSMPSACK_EN" width="1" begin="19" end="19" resetval="0" description="Voltage Processor CORE timeout event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_NOSMPSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_NOSMPSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_MAXVDD_EN" width="1" begin="18" end="18" resetval="0" description="Voltage Processor CORE voltage higher limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_MAXVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_MAXVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_MINVDD_EN" width="1" begin="17" end="17" resetval="0" description="Voltage Processor CORE voltage lower limit event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_MINVDD_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_MINVDD_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VP_CORE_OPPCHANGEDONE_EN" width="1" begin="16" end="16" resetval="0" description="Voltage Processor CORE OPP change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VP_CORE_OPPCHANGEDONE_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VP_CORE_OPPCHANGEDONE_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="VC_BYPASSACK_EN" width="1" begin="14" end="14" resetval="0" description="Voltage Controller bypass command acknowledge enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_BYPASSACK_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_BYPASSACK_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_TOERR_EN" width="1" begin="13" end="13" resetval="0" description="Voltage Controller timeout error event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_TOERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_TOERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_RAERR_EN" width="1" begin="12" end="12" resetval="0" description="Voltage Controller register address acknowledge error event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_RAERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_RAERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="VC_SAERR_EN" width="1" begin="11" end="11" resetval="0" description="Voltage Controller slave address acknowledge error event enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="VC_SAERR_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="VC_SAERR_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="8" end="8" resetval="0" description="Software supervised transition completed event interrupt enable (any domain)" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="TRANSITION_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="TRANSITION_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_DSP" acronym="PRM_IRQSTATUS_DSP" offset="0x30" width="32" description="This register provides status on DSP interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0" description="DSP domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="9" end="5" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="IRQ_fal" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_tru" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRM_IRQENABLE_DSP" acronym="PRM_IRQENABLE_DSP" offset="0x38" width="32" description="This register is used to enable or disable DSP interrupt activation upon presence of corresponding bit.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0" description="DSP domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="9" end="5" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="irq_msk" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="irq_en" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_PRM_PROFILING_CLKCTRL" acronym="CM_PRM_PROFILING_CLKCTRL" offset="0x40" width="32" description="This register manages the WKUPAON_PROFILING_GCLK clock. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. INTRCONN configuration port is not accessible."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW along with EMU domain. INTRCONN configuration port is accessible only when EMU domain is on."/>
      <bitenum value="2" id="RESERVED" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="PRM_DEBUG_CFG" acronym="PRM_DEBUG_CFG" offset="0x80" width="32" description="This register is used to configure the PRM's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. [warm reset insensitive]">
    <bitfield id="SEL3" width="8" begin="31" end="24" resetval="0x03" description="Internal signal block select for debug word byte-3" range="" rwaccess="RW"/>
    <bitfield id="SEL2" width="8" begin="23" end="16" resetval="0x02" description="Internal signal block select for debug word byte-2" range="" rwaccess="RW"/>
    <bitfield id="SEL1" width="8" begin="15" end="8" resetval="0x01" description="Internal signal block select for debug word byte-1" range="" rwaccess="RW"/>
    <bitfield id="SEL0" width="8" begin="7" end="0" resetval="0x00" description="Internal signal block select for debug word byte-0" range="" rwaccess="RW"/>
  </register>
</module>
