vhdl work "C:\Users\user\FPGA\uart0.0\inputModule2\uart_interf.vhd"
