{'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b']],
              'DLines': ['17:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7b14ee3150>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b_signed', 's', 'b_signed', 'a', 's']],
              'DLines': ['25:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7b14ee6b10>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['a', 'b_signed']],
       'DLines': ['21:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7b14ee3250>]}}
