<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.03.23.14:17:52"
 outputDirectory="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="tristate_conduit_bridge_0_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_read_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_read_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_data_out"
       direction="bidir"
       role="generic_tristate_controller_0_tcm_data_out"
       width="8" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_chipselect_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_chipselect_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_write_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_write_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_address_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_address_out"
       width="22" />
  </interface>
  <interface name="audio_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_0_external_interface_ADCDAT"
       direction="input"
       role="ADCDAT"
       width="1" />
   <port
       name="audio_0_external_interface_ADCLRCK"
       direction="input"
       role="ADCLRCK"
       width="1" />
   <port
       name="audio_0_external_interface_BCLK"
       direction="input"
       role="BCLK"
       width="1" />
   <port
       name="audio_0_external_interface_DACDAT"
       direction="output"
       role="DACDAT"
       width="1" />
   <port
       name="audio_0_external_interface_DACLRCK"
       direction="input"
       role="DACLRCK"
       width="1" />
  </interface>
  <interface name="spi_0_external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="spi_0_external_MISO" direction="input" role="MISO" width="1" />
   <port name="spi_0_external_MOSI" direction="output" role="MOSI" width="1" />
   <port name="spi_0_external_SCLK" direction="output" role="SCLK" width="1" />
   <port name="spi_0_external_SS_n" direction="output" role="SS_n" width="1" />
  </interface>
  <interface name="button_1_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_1_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="button_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_0_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="clk_clk_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="audio_and_video_config_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_and_video_config_0_external_interface_SDAT"
       direction="bidir"
       role="SDAT"
       width="1" />
   <port
       name="audio_and_video_config_0_external_interface_SCLK"
       direction="output"
       role="SCLK"
       width="1" />
  </interface>
  <interface name="sdram_0_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_0_wire_addr" direction="output" role="addr" width="12" />
   <port name="sdram_0_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_0_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_0_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_0_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_0_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_0_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_0_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_0_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Evo_Synth:1.0:AUTO_CLK_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLK_CLK_IN_CLOCK_RATE=-1,AUTO_CLK_CLK_IN_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1458764229,AUTO_UNIQUE_ID=(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Evo_Synth_onchip_memory2_0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=onchip_memory2_0,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1458764229)(altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM)(altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_INPUT_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal)(altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=5000,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 5000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 90.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1455748082136885.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT=)(altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=1.0,TRFC=4.0,TRP=1.0,TWR=0.6,casLatency=3,clockRate=50000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=1.0,refreshPeriod=0.02,registerDataIn=true,rowWidth=12,size=8388608)(altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=false)(altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=26249248,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1909040&apos; end=&apos;0x1909060&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1909140&apos; end=&apos;0x1909148&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1909148&apos; end=&apos;0x1909150&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=26230816,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=51,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=20971520,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:))(altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000))(clock_source:12.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_spi:12.1:actualClockRate=127551.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=32,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,syncRegDepth=2,targetClockRate=128000,targetSlaveSelectToSClkDelay=0.0)(altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=Microphone to ADC,bit_length=32,board=DE2,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01908800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01908800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01880000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x08000000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01880000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x08000000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909130)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909130)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909120)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909120)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909110)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909110)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909152)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909152)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909040)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909148)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909140)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01904000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01904000)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01400000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01400000)(tristate_conduit:12.1:)(tristate_conduit:12.1:)(interrupt:12.1:irqNumber=0)(interrupt:12.1:irqNumber=1)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909100)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909100)(clock:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909020)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01909020)(clock:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090f0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090f0)(clock:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090e0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090e0)(reset:12.1:)(clock:12.1:)(interrupt:12.1:irqNumber=4)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090d0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x019090d0)(clock:12.1:)(clock:12.1:)(clock:12.1:)(interrupt:12.1:irqNumber=5)(reset:12.1:)(reset:12.1:)"
   instancePathKey="Evo_Synth"
   kind="Evo_Synth"
   version="1.0"
   name="Evo_Synth">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1458764229" />
  <parameter name="AUTO_CLK_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/Evo_Synth.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_pio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_altpll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sdram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_audio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_Button_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_spi_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_audio_and_video_config_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/Evo_Synth.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 0 starting:Evo_Synth "Evo_Synth"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>20</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>39</b> modules, <b>135</b> connections]]></message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_qsys_0.instruction_master and nios2_qsys_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_qsys_0.data_master and nios2_qsys_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_qsys_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces altpll_0_pll_slave_translator.avalon_anti_slave_0 and altpll_0.pll_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces pio_1_s1_translator.avalon_anti_slave_0 and pio_1.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Button_1_s1_translator.avalon_anti_slave_0 and Button_1.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces spi_0_spi_control_port_translator.avalon_anti_slave_0 and spi_0.spi_control_port</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Button_0_s1_translator.avalon_anti_slave_0 and Button_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces audio_and_video_config_0_avalon_av_config_slave_translator.avalon_anti_slave_0 and audio_and_video_config_0.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces audio_0_avalon_audio_slave_translator.avalon_anti_slave_0 and audio_0.avalon_audio_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.instruction_master and nios2_qsys_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.data_master and nios2_qsys_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altpll_0_pll_slave_translator.avalon_anti_slave_0 and altpll_0.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_1_s1_translator.avalon_anti_slave_0 and pio_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Button_1_s1_translator.avalon_anti_slave_0 and Button_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_0_spi_control_port_translator.avalon_anti_slave_0 and spi_0.spi_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Button_0_s1_translator.avalon_anti_slave_0 and Button_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces audio_and_video_config_0_avalon_av_config_slave_translator.avalon_anti_slave_0 and audio_and_video_config_0.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces audio_0_avalon_audio_slave_translator.avalon_anti_slave_0 and audio_0.avalon_audio_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>78</b> modules, <b>328</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>97</b> modules, <b>385</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>101</b> modules, <b>397</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>103</b> modules, <b>401</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>140</b> modules, <b>501</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>148</b> modules, <b>525</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_003.src1 and rsp_xbar_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Info"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>156</b> modules, <b>565</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>157</b> modules, <b>568</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Warning" culprit="Evo_Synth">"No matching role found for altpll_0:c0:c0 (clk)"</message>
   <message level="Warning" culprit="Evo_Synth">"No matching role found for altpll_0:c0:c0 (clk)"</message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Evo_Synth_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/Evo_Synth_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Evo_Synth_timer_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/Evo_Synth_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_up_avalon_character_lcd</b> "<b>submodules/Evo_Synth_character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Evo_Synth_pio_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Evo_Synth_pio_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altpll</b> "<b>submodules/Evo_Synth_altpll_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/Evo_Synth_sdram_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/Evo_Synth_sram_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/Evo_Synth_nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/Evo_Synth_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/Evo_Synth_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/Evo_Synth_generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/Evo_Synth_audio_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Evo_Synth_Button_1</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_spi</b> "<b>submodules/Evo_Synth_spi_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Evo_Synth_Button_1</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/Evo_Synth_audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_addr_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_006</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_006</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Evo_Synth_id_router_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_demux_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Evo_Synth_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth"><![CDATA["<b>Evo_Synth</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/Evo_Synth_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 152 starting:altera_avalon_onchip_memory2 "submodules/Evo_Synth_onchip_memory2_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Running Generator Program for Evo_Synth_onchip_memory2_0</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:17 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 151 starting:altera_avalon_sysid_qsys "submodules/Evo_Synth_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 150 starting:altera_avalon_timer "submodules/Evo_Synth_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Running Generator Program for Evo_Synth_timer_0</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:21 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 149 starting:altera_avalon_jtag_uart "submodules/Evo_Synth_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Running Generator Program for Evo_Synth_jtag_uart_0</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:25 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 148 starting:altera_up_avalon_character_lcd "submodules/Evo_Synth_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 147 starting:altera_avalon_pio "submodules/Evo_Synth_pio_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Running Generator Program for Evo_Synth_pio_0</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:28 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 145 starting:altpll "submodules/Evo_Synth_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6883_5430576490752485000.dir/0007_sopcgen/Evo_Synth_altpll_0.v --source=/tmp/alt6883_5430576490752485000.dir/0007_sopcgen/Evo_Synth_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6883_5430576490752485000.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.339s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 144 starting:altera_avalon_new_sdram_controller "submodules/Evo_Synth_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Running Generator Program for Evo_Synth_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Running Test Generator Program for Evo_Synth_sdram_0</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:36 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 143 starting:altera_up_avalon_sram "submodules/Evo_Synth_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 142 starting:altera_nios2_qsys "submodules/Evo_Synth_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'Evo_Synth_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/tools/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Evo_Synth_nios2_qsys_0 --dir=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen/ --quartus_dir=/OPT/altera/12.1/tools/quartus --verilog --config=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen//Evo_Synth_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:37 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:37 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:39 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:42 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'Evo_Synth_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_tristate_conduit_bridge "submodules/Evo_Synth_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 140 starting:altera_tristate_conduit_pin_sharer "submodules/Evo_Synth_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 4 starting:altera_tristate_conduit_pin_sharer_core "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 3 starting:altera_merlin_std_arbitrator "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_generic_tristate_controller "submodules/Evo_Synth_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 2 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 136 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 0 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 143 starting:altera_up_avalon_audio "submodules/Evo_Synth_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 142 starting:altera_avalon_pio "submodules/Evo_Synth_Button_1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Running Generator Program for Evo_Synth_Button_1</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:46 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Button_1"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_pio</b> "<b>Button_1</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_avalon_spi "submodules/Evo_Synth_spi_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Running Generator Program for Evo_Synth_spi_0</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:50 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="spi_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_spi</b> "<b>spi_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 139 starting:altera_up_avalon_audio_and_video_config "submodules/Evo_Synth_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 138 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 136 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 119 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 117 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 116 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 81 starting:altera_merlin_router "submodules/Evo_Synth_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 80 starting:altera_merlin_router "submodules/Evo_Synth_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 79 starting:altera_merlin_router "submodules/Evo_Synth_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 78 starting:altera_merlin_router "submodules/Evo_Synth_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 73 starting:altera_merlin_router "submodules/Evo_Synth_id_router_006"</message>
   <message level="Info" culprit="id_router_006"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_006</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 65 starting:altera_merlin_router "submodules/Evo_Synth_id_router_014"</message>
   <message level="Info" culprit="id_router_014"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 62 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 58 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 56 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 55 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 54 starting:altera_merlin_multiplexer "submodules/Evo_Synth_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 40 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 26 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_rsp_xbar_demux_014"</message>
   <message level="Info" culprit="rsp_xbar_demux_014"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_014</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 23 starting:altera_merlin_multiplexer "submodules/Evo_Synth_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 22 starting:altera_merlin_multiplexer "submodules/Evo_Synth_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 21 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 13 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 5 starting:altera_irq_mapper "submodules/Evo_Synth_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Evo_Synth_onchip_memory2_0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=onchip_memory2_0,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Evo_Synth:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="Evo_Synth_onchip_memory2_0">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="16384" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="initializationFileName" value="onchip_memory2_0" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="Evo_Synth_onchip_memory2_0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 152 starting:altera_avalon_onchip_memory2 "submodules/Evo_Synth_onchip_memory2_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:16 (*) Running Generator Program for Evo_Synth_onchip_memory2_0</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:17 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:17 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1458764229"
   instancePathKey="Evo_Synth:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="12.1"
   name="Evo_Synth_sysid_qsys_0">
  <parameter name="timestamp" value="1458764229" />
  <parameter name="id" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 151 starting:altera_avalon_sysid_qsys "submodules/Evo_Synth_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM"
   instancePathKey="Evo_Synth:.:timer_0"
   kind="altera_avalon_timer"
   version="12.1"
   name="Evo_Synth_timer_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="counterSize" value="32" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="1" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="timer_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 150 starting:altera_avalon_timer "submodules/Evo_Synth_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Running Generator Program for Evo_Synth_timer_0</message>
   <message level="Progress"># 2016.03.23 14:17:20 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:21 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:21 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_INPUT_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="Evo_Synth:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="12.1"
   name="Evo_Synth_jtag_uart_0">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_INPUT_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 149 starting:altera_avalon_jtag_uart "submodules/Evo_Synth_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Running Generator Program for Evo_Synth_jtag_uart_0</message>
   <message level="Progress"># 2016.03.23 14:17:24 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:25 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:25 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal"
   instancePathKey="Evo_Synth:.:character_lcd_0"
   kind="altera_up_avalon_character_lcd"
   version="12.0"
   name="Evo_Synth_character_lcd_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="cursor" value="Normal" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="character_lcd_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 148 starting:altera_up_avalon_character_lcd "submodules/Evo_Synth_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="Evo_Synth:.:pio_0"
   kind="altera_avalon_pio"
   version="12.1"
   name="Evo_Synth_pio_0">
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="width" value="8" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_pio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="pio_0,pio_1" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 147 starting:altera_avalon_pio "submodules/Evo_Synth_pio_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Running Generator Program for Evo_Synth_pio_0</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:28 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:28 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=5000,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 5000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 90.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1455748082136885.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="Evo_Synth:.:altpll_0"
   kind="altpll"
   version="12.1"
   name="Evo_Synth_altpll_0">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="5000" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 90.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1455748082136885.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 5000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="NO" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="5" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="1" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_altpll_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 145 starting:altpll "submodules/Evo_Synth_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6883_5430576490752485000.dir/0007_sopcgen/Evo_Synth_altpll_0.v --source=/tmp/alt6883_5430576490752485000.dir/0007_sopcgen/Evo_Synth_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6883_5430576490752485000.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.339s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=1.0,TRFC=4.0,TRP=1.0,TWR=0.6,casLatency=3,clockRate=50000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=1.0,refreshPeriod=0.02,registerDataIn=true,rowWidth=12,size=8388608"
   instancePathKey="Evo_Synth:.:sdram_0"
   kind="altera_avalon_new_sdram_controller"
   version="12.1"
   name="Evo_Synth_sdram_0">
  <parameter name="TRFC" value="4.0" />
  <parameter name="dataWidth" value="16" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model" value="custom" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="" />
  <parameter name="TRCD" value="1.0" />
  <parameter name="rowWidth" value="12" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="0.02" />
  <parameter name="powerUpDelay" value="1.0" />
  <parameter name="TMRD" value="3" />
  <parameter name="size" value="8388608" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="TAC" value="5.5" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="TWR" value="0.6" />
  <parameter name="TRP" value="1.0" />
  <parameter name="columnWidth" value="8" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sdram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="sdram_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 144 starting:altera_avalon_new_sdram_controller "submodules/Evo_Synth_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:34 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Running Generator Program for Evo_Synth_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Running Test Generator Program for Evo_Synth_sdram_0</message>
   <message level="Progress"># 2016.03.23 14:17:35 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:36 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:36 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=false"
   instancePathKey="Evo_Synth:.:sram_0"
   kind="altera_up_avalon_sram"
   version="12.0"
   name="Evo_Synth_sram_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="false" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_sram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="sram_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 143 starting:altera_up_avalon_sram "submodules/Evo_Synth_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=26249248,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1909040&apos; end=&apos;0x1909060&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1909140&apos; end=&apos;0x1909148&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1909148&apos; end=&apos;0x1909150&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=26230816,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=51,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=20971520,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="Evo_Synth:.:nios2_qsys_0"
   kind="altera_nios2_qsys"
   version="12.1"
   name="Evo_Synth_nios2_qsys_0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="51" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="breakSlave" value="nios2_qsys_0.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="generic_tristate_controller_0.uas" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1909040&apos; end=&apos;0x1909060&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1909140&apos; end=&apos;0x1909148&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1909148&apos; end=&apos;0x1909150&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="26230816" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1880000&apos; end=&apos;0x1900000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1904000&apos; end=&apos;0x1908000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x1908800&apos; end=&apos;0x1909000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x1909020&apos; end=&apos;0x1909040&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x19090D0&apos; end=&apos;0x19090E0&apos; /&gt;&lt;slave name=&apos;audio_and_video_config_0.avalon_av_config_slave&apos; start=&apos;0x19090E0&apos; end=&apos;0x19090F0&apos; /&gt;&lt;slave name=&apos;Button_0.s1&apos; start=&apos;0x19090F0&apos; end=&apos;0x1909100&apos; /&gt;&lt;slave name=&apos;Button_1.s1&apos; start=&apos;0x1909100&apos; end=&apos;0x1909110&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x1909110&apos; end=&apos;0x1909120&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x1909120&apos; end=&apos;0x1909130&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1909130&apos; end=&apos;0x1909140&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1909152&apos; end=&apos;0x1909154&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8800000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="20971520" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="26249248" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="nios2_qsys_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 142 starting:altera_nios2_qsys "submodules/Evo_Synth_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'Evo_Synth_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/tools/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Evo_Synth_nios2_qsys_0 --dir=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen/ --quartus_dir=/OPT/altera/12.1/tools/quartus --verilog --config=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen//Evo_Synth_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:37 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:37 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:38 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:39 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2016.03.23 14:17:42 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'Evo_Synth_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="Evo_Synth:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="12.1"
   name="Evo_Synth_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_tristate_conduit_bridge "submodules/Evo_Synth_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)"
   instancePathKey="Evo_Synth:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="12.1"
   name="Evo_Synth_tristate_conduit_pin_sharer_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,tcm_data_outen" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="AUTO_TRISTATECONDUIT_MASTERS"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="Evo_Synth" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 140 starting:altera_tristate_conduit_pin_sharer "submodules/Evo_Synth_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 4 starting:altera_tristate_conduit_pin_sharer_core "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 3 starting:altera_merlin_std_arbitrator "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)"
   instancePathKey="Evo_Synth:.:generic_tristate_controller_0"
   kind="altera_generic_tristate_controller"
   version="12.1"
   name="Evo_Synth_generic_tristate_controller_0">
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="TCM_DATA_HOLD" value="40" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_SETUP_WAIT" value="40" />
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="USE_READ" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="Evo_Synth" as="generic_tristate_controller_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_generic_tristate_controller "submodules/Evo_Synth_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 2 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 136 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="Evo_Synth">queue size: 0 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32"
   instancePathKey="Evo_Synth:.:audio_0"
   kind="altera_up_avalon_audio"
   version="12.0"
   name="Evo_Synth_audio_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="audio_in" value="true" />
  <parameter name="dw" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_audio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="audio_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 143 starting:altera_up_avalon_audio "submodules/Evo_Synth_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:12.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="Evo_Synth:.:Button_1"
   kind="altera_avalon_pio"
   version="12.1"
   name="Evo_Synth_Button_1">
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="width" value="1" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_Button_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="Button_1,Button_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 142 starting:altera_avalon_pio "submodules/Evo_Synth_Button_1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Running Generator Program for Evo_Synth_Button_1</message>
   <message level="Progress"># 2016.03.23 14:17:45 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:46 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:46 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Button_1"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_pio</b> "<b>Button_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_spi:12.1:actualClockRate=127551.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=32,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,syncRegDepth=2,targetClockRate=128000,targetSlaveSelectToSClkDelay=0.0"
   instancePathKey="Evo_Synth:.:spi_0"
   kind="altera_avalon_spi"
   version="12.1"
   name="Evo_Synth_spi_0">
  <parameter name="dataWidth" value="32" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="targetClockRate" value="128000" />
  <parameter name="clockPhase" value="0" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="masterSPI" value="true" />
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="actualClockRate" value="127551.0" />
  <parameter name="inputClockRate" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_spi_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="spi_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 141 starting:altera_avalon_spi "submodules/Evo_Synth_spi_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Reading project /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Finding software components</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Running Generator Program for Evo_Synth_spi_0</message>
   <message level="Progress"># 2016.03.23 14:17:49 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Generating Symbol /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Creating command-line system-generation script: /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.03.23 14:17:50 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.03.23 14:17:50 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="spi_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_spi</b> "<b>spi_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=Microphone to ADC,bit_length=32,board=DE2,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC"
   instancePathKey="Evo_Synth:.:audio_and_video_config_0"
   kind="altera_up_avalon_audio_and_video_config"
   version="12.0"
   name="Evo_Synth_audio_and_video_config_0">
  <parameter name="exposure" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="dac_enable" value="true" />
  <parameter name="bit_length" value="32" />
  <parameter name="board" value="DE2" />
  <parameter name="eai" value="true" />
  <parameter name="sampling_rate" value="32 kHz" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="sr_register" value="6" />
  <parameter name="data_format" value="Left Justified" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_audio_and_video_config_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="audio_and_video_config_0" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 139 starting:altera_up_avalon_audio_and_video_config "submodules/Evo_Synth_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="Evo_Synth:.:nios2_qsys_0_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="12.1"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="nios2_qsys_0_instruction_master_translator,nios2_qsys_0_data_master_translator" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 138 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="Evo_Synth:.:nios2_qsys_0_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="12.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="nios2_qsys_0_jtag_debug_module_translator,sram_0_avalon_sram_slave_translator,sdram_0_s1_translator,altpll_0_pll_slave_translator,pio_1_s1_translator,pio_0_s1_translator,character_lcd_0_avalon_lcd_slave_translator,onchip_memory2_0_s1_translator,generic_tristate_controller_0_uas_translator,Button_1_s1_translator,spi_0_spi_control_port_translator,Button_0_s1_translator,audio_and_video_config_0_avalon_av_config_slave_translator,audio_0_avalon_audio_slave_translator,timer_0_s1_translator,jtag_uart_0_avalon_jtag_slave_translator,sysid_qsys_0_control_slave_translator" />
  <instantiator
     instantiator="Evo_Synth_generic_tristate_controller_0"
     as="slave_translator" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 136 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;nios2_qsys_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001908800&quot;
   end=&quot;0x00000000001909000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001880000&quot;
   end=&quot;0x00000000001900000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008800000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909130&quot;
   end=&quot;0x00000000001909140&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909120&quot;
   end=&quot;0x00000000001909130&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909110&quot;
   end=&quot;0x00000000001909120&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;character_lcd_0_avalon_lcd_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909152&quot;
   end=&quot;0x00000000001909154&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001904000&quot;
   end=&quot;0x00000000001908000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;generic_tristate_controller_0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001400000&quot;
   end=&quot;0x00000000001800000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Button_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909100&quot;
   end=&quot;0x00000000001909110&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;spi_0_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001909020&quot;
   end=&quot;0x00000000001909040&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Button_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000019090f0&quot;
   end=&quot;0x00000000001909100&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;audio_and_video_config_0_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000019090e0&quot;
   end=&quot;0x000000000019090f0&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;audio_0_avalon_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000019090d0&quot;
   end=&quot;0x000000000019090e0&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,ST_CHANNEL_W=17,ST_DATA_W=105,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="Evo_Synth:.:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="12.1"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 119 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=105,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="Evo_Synth:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="12.1"
   name="altera_merlin_slave_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent,sdram_0_s1_translator_avalon_universal_slave_0_agent,altpll_0_pll_slave_translator_avalon_universal_slave_0_agent,pio_1_s1_translator_avalon_universal_slave_0_agent,pio_0_s1_translator_avalon_universal_slave_0_agent,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent,Button_1_s1_translator_avalon_universal_slave_0_agent,spi_0_spi_control_port_translator_avalon_universal_slave_0_agent,Button_0_s1_translator_avalon_universal_slave_0_agent,audio_and_video_config_0_avalon_av_config_slave_translator_avalon_universal_slave_0_agent,audio_0_avalon_audio_slave_translator_avalon_universal_slave_0_agent,timer_0_s1_translator_avalon_universal_slave_0_agent,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 117 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.1:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="Evo_Synth:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="12.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo,Button_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,Button_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,audio_and_video_config_0_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,audio_0_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 116 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000100000000,00000000000010,00000010000000,00000000000001,00010000000000,10000000000000,01000000000000,00100000000000,00001000000000,00000000100000,00000000010000,00000000001000,00000001000000,00000000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DESTINATION_ID=8,1,7,0,10,13,12,11,9,5,4,3,6,2,END_ADDRESS=0x1800000,0x1900000,0x1908000,0x1909000,0x1909040,0x19090e0,0x19090f0,0x1909100,0x1909110,0x1909120,0x1909130,0x1909140,0x1909154,0x8800000,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SLAVES_INFO=8:00000100000000:0x1400000:0x1800000:both,1:00000000000010:0x1880000:0x1900000:both,7:00000010000000:0x1904000:0x1908000:both,0:00000000000001:0x1908800:0x1909000:both,10:00010000000000:0x1909020:0x1909040:both,13:10000000000000:0x19090d0:0x19090e0:both,12:01000000000000:0x19090e0:0x19090f0:both,11:00100000000000:0x19090f0:0x1909100:both,9:00001000000000:0x1909100:0x1909110:both,5:00000000100000:0x1909110:0x1909120:both,4:00000000010000:0x1909120:0x1909130:both,3:00000000001000:0x1909130:0x1909140:both,6:00000001000000:0x1909152:0x1909154:both,2:00000000000100:0x8000000:0x8800000:both,START_ADDRESS=0x1400000,0x1880000,0x1904000,0x1908800,0x1909020,0x19090d0,0x19090e0,0x19090f0,0x1909100,0x1909110,0x1909120,0x1909130,0x1909152,0x8000000,ST_CHANNEL_W=17,ST_DATA_W=105,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="Evo_Synth:.:addr_router"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="addr_router" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 81 starting:altera_merlin_router "submodules/Evo_Synth_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000000100000000,00000000000000010,00000000010000000,00000000000000001,00000010000000000,00100000000000000,00010000000000000,00001000000000000,00000100000000000,00000001000000000,00000000000100000,00000000000010000,00000000000001000,10000000000000000,01000000000000000,00000000001000000,00000000000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DESTINATION_ID=8,1,7,0,10,14,13,12,11,9,5,4,3,16,15,6,2,END_ADDRESS=0x1800000,0x1900000,0x1908000,0x1909000,0x1909040,0x1909060,0x19090e0,0x19090f0,0x1909100,0x1909110,0x1909120,0x1909130,0x1909140,0x1909148,0x1909150,0x1909154,0x8800000,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SLAVES_INFO=8:00000000100000000:0x1400000:0x1800000:both,1:00000000000000010:0x1880000:0x1900000:both,7:00000000010000000:0x1904000:0x1908000:both,0:00000000000000001:0x1908800:0x1909000:both,10:00000010000000000:0x1909020:0x1909040:both,14:00100000000000000:0x1909040:0x1909060:both,13:00010000000000000:0x19090d0:0x19090e0:both,12:00001000000000000:0x19090e0:0x19090f0:both,11:00000100000000000:0x19090f0:0x1909100:both,9:00000001000000000:0x1909100:0x1909110:both,5:00000000000100000:0x1909110:0x1909120:both,4:00000000000010000:0x1909120:0x1909130:both,3:00000000000001000:0x1909130:0x1909140:both,16:10000000000000000:0x1909140:0x1909148:both,15:01000000000000000:0x1909148:0x1909150:both,6:00000000001000000:0x1909152:0x1909154:both,2:00000000000000100:0x8000000:0x8800000:both,START_ADDRESS=0x1400000,0x1880000,0x1904000,0x1908800,0x1909020,0x1909040,0x19090d0,0x19090e0,0x19090f0,0x1909100,0x1909110,0x1909120,0x1909130,0x1909140,0x1909148,0x1909152,0x8000000,ST_CHANNEL_W=17,ST_DATA_W=105,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="Evo_Synth:.:addr_router_001"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 80 starting:altera_merlin_router "submodules/Evo_Synth_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=105,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Evo_Synth:.:id_router"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="id_router,id_router_003,id_router_004,id_router_005,id_router_007,id_router_009,id_router_010,id_router_011,id_router_012,id_router_013" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 79 starting:altera_merlin_router "submodules/Evo_Synth_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:72) src_id(71:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57:55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:18) byteen(17:16) data(15:0),PKT_ADDR_H=45,PKT_ADDR_L=18,PKT_DEST_ID_H=76,PKT_DEST_ID_L=72,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=87,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Evo_Synth:.:id_router_001"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_id_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="id_router_001,id_router_002" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 78 starting:altera_merlin_router "submodules/Evo_Synth_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:63) src_id(62:58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48:46) byte_cnt(45:43) trans_exclusive(42) trans_lock(41) trans_read(40) trans_write(39) trans_posted(38) trans_compressed_read(37) addr(36:9) byteen(8) data(7:0),PKT_ADDR_H=36,PKT_ADDR_L=9,PKT_DEST_ID_H=67,PKT_DEST_ID_L=63,PKT_TRANS_READ=40,PKT_TRANS_WRITE=39,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=78,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Evo_Synth:.:id_router_006"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_id_router_006">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="id_router_006,id_router_008" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 73 starting:altera_merlin_router "submodules/Evo_Synth_id_router_006"</message>
   <message level="Info" culprit="id_router_006"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=105,TYPE_OF_TRANSACTION=both"
   instancePathKey="Evo_Synth:.:id_router_014"
   kind="altera_merlin_router"
   version="12.1"
   name="Evo_Synth_id_router_014">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_id_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="id_router_014,id_router_015,id_router_016" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 65 starting:altera_merlin_router "submodules/Evo_Synth_id_router_014"</message>
   <message level="Info" culprit="id_router_014"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:12.1:AUTO_CR0_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=0,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:72) src_id(71:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57:55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=57,OUT_BYTE_CNT_H=53,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=45,PKT_ADDR_L=18,PKT_BEGIN_BURST=65,PKT_BURSTWRAP_H=57,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=60,PKT_BURST_SIZE_L=58,PKT_BURST_TYPE_H=62,PKT_BURST_TYPE_L=61,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,ST_CHANNEL_W=17,ST_DATA_W=87"
   instancePathKey="Evo_Synth:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="12.1"
   name="altera_merlin_burst_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="burst_adapter,burst_adapter_001,burst_adapter_002,burst_adapter_003" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 62 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="Evo_Synth:.:rst_controller"
   kind="altera_reset_controller"
   version="12.1"
   name="altera_reset_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 58 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=17,ST_DATA_W=105,VALID_WIDTH=1"
   instancePathKey="Evo_Synth:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="Evo_Synth_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="14" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 56 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=17,ST_CHANNEL_W=17,ST_DATA_W=105,VALID_WIDTH=1"
   instancePathKey="Evo_Synth:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="Evo_Synth_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="17" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 55 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=17,ST_DATA_W=105,USE_EXTERNAL_ARB=0"
   instancePathKey="Evo_Synth:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="Evo_Synth_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002,cmd_xbar_mux_003,cmd_xbar_mux_004,cmd_xbar_mux_005,cmd_xbar_mux_006,cmd_xbar_mux_007,cmd_xbar_mux_008,cmd_xbar_mux_009,cmd_xbar_mux_010,cmd_xbar_mux_011,cmd_xbar_mux_012,cmd_xbar_mux_013" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 54 starting:altera_merlin_multiplexer "submodules/Evo_Synth_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=105,VALID_WIDTH=1"
   instancePathKey="Evo_Synth:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="Evo_Synth_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011,rsp_xbar_demux_012,rsp_xbar_demux_013" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 40 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=105,VALID_WIDTH=1"
   instancePathKey="Evo_Synth:.:rsp_xbar_demux_014"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="Evo_Synth_rsp_xbar_demux_014">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="rsp_xbar_demux_014,rsp_xbar_demux_015,rsp_xbar_demux_016" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 26 starting:altera_merlin_demultiplexer "submodules/Evo_Synth_rsp_xbar_demux_014"</message>
   <message level="Info" culprit="rsp_xbar_demux_014"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=17,ST_DATA_W=105,USE_EXTERNAL_ARB=0"
   instancePathKey="Evo_Synth:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="Evo_Synth_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 23 starting:altera_merlin_multiplexer "submodules/Evo_Synth_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=17,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=17,ST_DATA_W=105,USE_EXTERNAL_ARB=0"
   instancePathKey="Evo_Synth:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="Evo_Synth_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="105" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 22 starting:altera_merlin_multiplexer "submodules/Evo_Synth_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=63,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=75,IN_PKT_BURSTWRAP_L=73,IN_PKT_BURST_SIZE_H=78,IN_PKT_BURST_SIZE_L=76,IN_PKT_BURST_TYPE_H=80,IN_PKT_BURST_TYPE_L=79,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=72,IN_PKT_BYTE_CNT_L=70,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=104,IN_PKT_RESPONSE_STATUS_L=103,IN_PKT_TRANS_COMPRESSED_READ=64,IN_PKT_TRANS_EXCLUSIVE=69,IN_ST_DATA_W=105,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:72) src_id(71:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57:55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=45,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=60,OUT_PKT_BURST_SIZE_L=58,OUT_PKT_BURST_TYPE_H=62,OUT_PKT_BURST_TYPE_L=61,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=54,OUT_PKT_BYTE_CNT_L=52,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=86,OUT_PKT_RESPONSE_STATUS_L=85,OUT_PKT_TRANS_COMPRESSED_READ=46,OUT_PKT_TRANS_EXCLUSIVE=51,OUT_ST_DATA_W=87,ST_CHANNEL_W=17"
   instancePathKey="Evo_Synth:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="12.1"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003,width_adapter_004,width_adapter_005,width_adapter_006,width_adapter_007" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 21 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_IN_CLK_CLOCK_RATE=-1,AUTO_OUT_CLK_CLOCK_RATE=-1,BITS_PER_SYMBOL=105,CHANNEL_WIDTH=17,DATA_WIDTH=105,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="Evo_Synth:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="12.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 13 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.1:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,1:1,2:4,3:5,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="Evo_Synth:.:irq_mapper"
   kind="altera_irq_mapper"
   version="12.1"
   name="Evo_Synth_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:4,3:5" />
  <parameter name="NUM_RCVRS" value="4" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 5 starting:altera_irq_mapper "submodules/Evo_Synth_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Evo_Synth</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="Evo_Synth:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="12.1"
   name="Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,tcm_data_outen" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Evo_Synth_tristate_conduit_pin_sharer_0"
     as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 4 starting:altera_tristate_conduit_pin_sharer_core "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="Evo_Synth:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="12.1"
   name="Evo_Synth_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_DATA" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth_tristate_conduit_pin_sharer_0" as="arbiter" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 3 starting:altera_merlin_std_arbitrator "submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="Evo_Synth:.:generic_tristate_controller_0:.:tdt"
   kind="altera_tristate_controller_translator"
   version="12.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth_generic_tristate_controller_0" as="tdt" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 2 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="Evo_Synth:.:generic_tristate_controller_0:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="12.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Evo_Synth_generic_tristate_controller_0" as="tda" />
  <messages>
   <message level="Debug" culprit="Evo_Synth">queue size: 0 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
</deploy>
