
---------- Begin Simulation Statistics ----------
host_inst_rate                                 205320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323132                       # Number of bytes of host memory used
host_seconds                                    97.41                       # Real time elapsed on the host
host_tick_rate                              340882865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.033205                       # Number of seconds simulated
sim_ticks                                 33205080500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5513269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33502.820746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27711.759356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5064806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15024775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               448463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            121906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9049469000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326557                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1472106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61908.543310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 60084.678348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1263886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12890596888                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.141444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              208220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            69076                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8360422484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139144                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs        31000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 60109.674974                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.674106                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11556                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        62000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    694627404                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6985375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42509.662026                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 37384.269057                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6328692                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     27915372388                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094008                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                656683                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             190982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17409891484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996566                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.005260                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.484060                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -5.386194                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6985375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42509.662026                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 37384.269057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6328692                       # number of overall hits
system.cpu.dcache.overall_miss_latency    27915372388                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094008                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               656683                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            190982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17409891484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385761                       # number of replacements
system.cpu.dcache.sampled_refs                 386785                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1017.801484                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6449294                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501824688000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145099                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13266881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14238.308854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11269.367158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13225418                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      590363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41463                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    454448500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40326                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.962555                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13266881                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14238.308854                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11269.367158                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13225418                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       590363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003125                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41463                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    454448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40326                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436095                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.280740                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13266881                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14238.308854                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11269.367158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13225418                       # number of overall hits
system.cpu.icache.overall_miss_latency      590363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003125                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41463                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    454448500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40095                       # number of replacements
system.cpu.icache.sampled_refs                  40326                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.280740                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13225418                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 63647.907181                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     25031512584                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                393281                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     72939.607702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58176.186422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        37879                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2026627000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.423139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      27785                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     771                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1571571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.411397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 27014                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79466.395112                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64553.337163                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         285343                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6047790000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.210556                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        76105                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1250                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4832075500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.207095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   74854                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   79819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    74153.597502                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 58672.609266                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5918865999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     79819                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4683188999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                79819                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145099                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145099                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.084169                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427112                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        77720.829724                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   62862.204029                       # average overall mshr miss latency
system.l2.demand_hits                          323222                       # number of demand (read+write) hits
system.l2.demand_miss_latency              8074417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.243238                       # miss rate for demand accesses
system.l2.demand_misses                        103890                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         6403647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.238504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   101868                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.684077                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.125358                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11207.915041                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2053.858413                       # Average occupied blocks per context
system.l2.overall_accesses                     427112                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       77720.829724                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  63486.262891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         323222                       # number of overall hits
system.l2.overall_miss_latency             8074417000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.243238                       # miss rate for overall accesses
system.l2.overall_misses                       103890                       # number of overall misses
system.l2.overall_mshr_hits                      2021                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       31435159584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.159295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  495149                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.359822                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        141511                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        88276                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       498594                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           403562                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         6756                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         414058                       # number of replacements
system.l2.sampled_refs                         427448                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13261.773454                       # Cycle average of tags in use
system.l2.total_refs                           463426                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            85046                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 42513835                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2468629                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3247035                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           24                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       294019                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3239255                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3818942                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171509                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1306137                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       330898                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16950827                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.627753                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.519328                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12633937     74.53%     74.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2173579     12.82%     87.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       795159      4.69%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       432825      2.55%     94.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       258685      1.53%     96.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       133691      0.79%     96.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       116191      0.69%     97.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75862      0.45%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       330898      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16950827                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640931                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2356201                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3115420                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       293808                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640931                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     12941762                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.389632                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.389632                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4434911                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       397572                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27880771                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7237186                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5190269                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1965483                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          681                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        88460                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4681741                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4523173                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158568                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3785141                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3630936                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154205                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        896600                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            892237                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4363                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3818942                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3214277                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8752253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29486569                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        532172                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.159813                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3214277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2640138                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.233937                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18916310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.558791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.758821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13378393     70.72%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         480558      2.54%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         331155      1.75%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         476432      2.52%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1338436      7.08%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         255934      1.35%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259201      1.37%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         443823      2.35%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1952378     10.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18916310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4980015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2062071                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1536744                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.638288                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4682700                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           896600                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12794938                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14655325                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.737460                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9435749                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.613288                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14881191                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       345258                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2698433                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5678649                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       419367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1784544                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24349522                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3786100                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       407489                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15252735                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       124160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1965483                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       158569                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       224224                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       106576                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          640                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19537                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3322448                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1025325                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19537                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       280422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.418474                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.418474                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10260626     65.52%     65.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47065      0.30%     65.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230951      1.47%     67.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7353      0.05%     67.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203780      1.30%     68.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19828      0.13%     68.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65140      0.42%     69.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3910711     24.97%     94.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       914770      5.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15660224                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149407                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009541                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23844     15.96%     15.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           44      0.03%     15.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           61      0.04%     16.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           35      0.02%     16.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        75437     50.49%     66.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        44525     29.80%     96.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5461      3.66%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18916310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.827869                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.362220                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11813957     62.45%     62.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3039054     16.07%     78.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1664200      8.80%     87.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1078230      5.70%     93.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       787823      4.16%     97.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       324273      1.71%     98.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       182275      0.96%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20211      0.11%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6287      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18916310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.655340                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         22812778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15660224                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12544492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        28994                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11048253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3214336                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3214277                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              59                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2463122                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       839826                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5678649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1784544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23896325                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3665820                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8005445                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       329779                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7558880                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       405312                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8705                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34632412                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26895389                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     19949837                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4951244                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1965483                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       774882                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     11944391                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1939696                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 81378                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
