/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire [29:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [5:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_59z = !(celloutsig_0_30z[0] ? celloutsig_0_26z : celloutsig_0_13z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_1z ? celloutsig_0_13z[2] : in_data[38]);
  assign celloutsig_0_31z = ~((celloutsig_0_5z | celloutsig_0_9z) & in_data[31]);
  assign celloutsig_0_40z = ~(celloutsig_0_38z ^ celloutsig_0_23z);
  assign celloutsig_1_0z = ~(in_data[116] ^ in_data[186]);
  assign celloutsig_0_18z = ~(celloutsig_0_4z ^ celloutsig_0_9z);
  assign celloutsig_0_32z = ~(celloutsig_0_28z[2] ^ celloutsig_0_31z);
  assign celloutsig_0_39z = { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_9z } / { 1'h1, celloutsig_0_16z[6:1], celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_0_51z = celloutsig_0_21z[6:4] / { 1'h1, celloutsig_0_22z, celloutsig_0_40z };
  assign celloutsig_1_1z = { in_data[153:148], celloutsig_1_0z } / { 1'h1, in_data[174:169] };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z } / { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_16z = { in_data[26:3], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z } / { 1'h1, in_data[48:21], celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_4z[0] == celloutsig_1_0z;
  assign celloutsig_1_9z = { celloutsig_1_6z[16:13], celloutsig_1_7z } == { celloutsig_1_8z[10:8], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[43:35] == { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[70:60], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } == { in_data[4:3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] >= { in_data[104:103], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[139:102] >= { in_data[191:157], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[109:97], celloutsig_1_5z } >= celloutsig_1_8z[13:0];
  assign celloutsig_1_19z = { celloutsig_1_14z[17:8], celloutsig_1_7z, celloutsig_1_0z } >= { celloutsig_1_6z[12:4], celloutsig_1_6z[13], celloutsig_1_6z[2:1] };
  assign celloutsig_0_1z = in_data[82:77] >= { in_data[86:84], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[87:74], celloutsig_0_0z } >= in_data[16:0];
  assign celloutsig_0_6z = in_data[18:12] && { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:3], celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[74:71], celloutsig_0_1z } || { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[24:22], celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_8z = celloutsig_1_0z ? { celloutsig_1_6z[12:4], celloutsig_1_6z[13], celloutsig_1_6z[2:0], celloutsig_1_7z, 1'h1 } : { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_1z ? { celloutsig_0_16z[5:3], 1'h1, celloutsig_0_10z, celloutsig_0_17z } : { celloutsig_0_12z[2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_15z[18] ? in_data[81:75] : { celloutsig_0_16z[10:5], celloutsig_0_10z };
  assign celloutsig_0_0z = - in_data[85:83];
  assign celloutsig_0_37z = - { celloutsig_0_0z[1:0], celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_55z = - celloutsig_0_39z[11:8];
  assign celloutsig_1_4z = - { in_data[106:102], celloutsig_1_3z };
  assign celloutsig_0_28z = - { celloutsig_0_19z[4:2], celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_9z = { in_data[55:53], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } !== { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_22z = { in_data[64:57], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_14z } !== { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } !== { celloutsig_0_17z[0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_17z[4:1] };
  assign celloutsig_0_4z = | { in_data[6:0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_34z = ^ in_data[37:35];
  assign celloutsig_0_60z = ^ { celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_55z, celloutsig_0_51z, celloutsig_0_19z };
  assign celloutsig_0_8z = ^ in_data[51:39];
  assign celloutsig_1_18z = ^ { celloutsig_1_1z[6:3], celloutsig_1_8z };
  assign celloutsig_0_14z = ^ { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_23z = ^ { celloutsig_0_15z[20], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_26z = ^ { celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_1z[5:2] - celloutsig_1_6z[9:6];
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z } - { celloutsig_0_12z[2:1], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_15z[9:7], celloutsig_0_9z, celloutsig_0_8z } - { celloutsig_0_15z[18:15], celloutsig_0_5z };
  assign celloutsig_1_14z = { celloutsig_1_1z[5:3], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_8z[12:0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_30z = in_data[77:69] ^ { celloutsig_0_15z[13:11], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_38z = ~((celloutsig_0_23z & celloutsig_0_10z) | celloutsig_0_19z[1]);
  always_latch
    if (clkin_data[0]) celloutsig_0_42z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_42z = celloutsig_0_28z[6:1];
  assign { celloutsig_1_6z[8], celloutsig_1_6z[16], celloutsig_1_6z[6], celloutsig_1_6z[15], celloutsig_1_6z[5:4], celloutsig_1_6z[14:13], celloutsig_1_6z[2], celloutsig_1_6z[12], celloutsig_1_6z[1], celloutsig_1_6z[11:10], celloutsig_1_6z[0], celloutsig_1_6z[9], celloutsig_1_6z[7] } = { celloutsig_1_5z, celloutsig_1_4z[5], celloutsig_1_4z[5:4], celloutsig_1_4z[4:3], celloutsig_1_4z[3:1], celloutsig_1_4z[1:0], celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_1z[2], celloutsig_1_4z[0], celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z[6], celloutsig_1_5z, celloutsig_1_1z[5:4], celloutsig_1_2z, celloutsig_1_1z[3], celloutsig_1_1z[1] };
  assign celloutsig_1_6z[3] = celloutsig_1_6z[13];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
