v 20031231 1
L 300 800 800 500 3 0 0 0 -1 -1
T 600 950 5 10 0 0 0 0 1
device=74265
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
V 603 296 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 500 0 500 1 0 1
{
T 350 500 9 8 0 1 0 0 1
pinlabel=A
T 350 500 5 8 0 1 0 2 1
pintype=in
T 200 450 5 8 0 1 0 8 1
pinseq=1
T 200 550 5 8 1 1 0 6 1
pinnumber=1
}
T 300 900 8 10 1 1 0 0 1
refdes=U?
P 900 700 600 700 1 0 0
{
T 550 700 9 8 0 1 0 6 1
pinlabel=W
T 550 700 5 8 0 1 0 8 1
pintype=out
T 700 650 5 8 0 1 0 2 1
pinseq=2
T 700 750 5 8 1 1 0 0 1
pinnumber=2
}
P 900 300 650 300 1 0 0
{
T 550 300 9 8 0 1 0 6 1
pinlabel=Y
T 550 300 5 8 0 1 0 8 1
pintype=out
T 700 250 5 8 0 1 0 2 1
pinseq=3
T 700 350 5 8 1 1 0 0 1
pinnumber=3
}
T 600 1950 5 10 0 0 0 0 1
footprint=DIP16
T 600 1350 5 10 0 0 0 0 1
description=2 inverter and 2 NAND with complementairy outputs
T 600 1550 5 10 0 0 0 0 1
net=Vcc:16
T 600 1750 5 10 0 0 0 0 1
net=GND:8
T 300 0 9 8 1 0 0 0 1
74265
T 600 1150 5 10 1 1 0 0 1
comment=DONT_USE this symbol, unrepairable slotting
T 600 2150 5 10 0 0 0 0 1
numslots=0
