// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_115 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_316_p2;
reg   [0:0] icmp_ln86_reg_1015;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1624_fu_322_p2;
reg   [0:0] icmp_ln86_1624_reg_1022;
wire   [0:0] icmp_ln86_1625_fu_328_p2;
reg   [0:0] icmp_ln86_1625_reg_1027;
wire   [0:0] icmp_ln86_1626_fu_334_p2;
reg   [0:0] icmp_ln86_1626_reg_1033;
reg   [0:0] icmp_ln86_1626_reg_1033_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1627_fu_340_p2;
reg   [0:0] icmp_ln86_1627_reg_1039;
wire   [0:0] icmp_ln86_1628_fu_346_p2;
reg   [0:0] icmp_ln86_1628_reg_1045;
reg   [0:0] icmp_ln86_1628_reg_1045_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1629_fu_352_p2;
reg   [0:0] icmp_ln86_1629_reg_1051;
reg   [0:0] icmp_ln86_1629_reg_1051_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1630_fu_358_p2;
reg   [0:0] icmp_ln86_1630_reg_1057;
reg   [0:0] icmp_ln86_1630_reg_1057_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1630_reg_1057_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1631_fu_364_p2;
reg   [0:0] icmp_ln86_1631_reg_1063;
reg   [0:0] icmp_ln86_1631_reg_1063_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1631_reg_1063_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1631_reg_1063_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1632_fu_370_p2;
reg   [0:0] icmp_ln86_1632_reg_1069;
reg   [0:0] icmp_ln86_1632_reg_1069_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1632_reg_1069_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1632_reg_1069_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1632_reg_1069_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1633_fu_376_p2;
reg   [0:0] icmp_ln86_1633_reg_1075;
wire   [0:0] icmp_ln86_1634_fu_382_p2;
reg   [0:0] icmp_ln86_1634_reg_1080;
wire   [0:0] icmp_ln86_1635_fu_388_p2;
reg   [0:0] icmp_ln86_1635_reg_1085;
reg   [0:0] icmp_ln86_1635_reg_1085_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1636_fu_394_p2;
reg   [0:0] icmp_ln86_1636_reg_1090;
reg   [0:0] icmp_ln86_1636_reg_1090_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1637_fu_400_p2;
reg   [0:0] icmp_ln86_1637_reg_1095;
reg   [0:0] icmp_ln86_1637_reg_1095_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1638_fu_406_p2;
reg   [0:0] icmp_ln86_1638_reg_1100;
reg   [0:0] icmp_ln86_1638_reg_1100_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1638_reg_1100_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1639_fu_412_p2;
reg   [0:0] icmp_ln86_1639_reg_1105;
reg   [0:0] icmp_ln86_1639_reg_1105_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1639_reg_1105_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1640_fu_418_p2;
reg   [0:0] icmp_ln86_1640_reg_1110;
reg   [0:0] icmp_ln86_1640_reg_1110_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1640_reg_1110_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1641_fu_424_p2;
reg   [0:0] icmp_ln86_1641_reg_1115;
reg   [0:0] icmp_ln86_1641_reg_1115_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1641_reg_1115_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1641_reg_1115_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1642_fu_430_p2;
reg   [0:0] icmp_ln86_1642_reg_1120;
reg   [0:0] icmp_ln86_1642_reg_1120_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1642_reg_1120_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1642_reg_1120_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1643_fu_436_p2;
reg   [0:0] icmp_ln86_1643_reg_1125;
reg   [0:0] icmp_ln86_1643_reg_1125_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1643_reg_1125_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1643_reg_1125_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1643_reg_1125_pp0_iter4_reg;
wire   [0:0] and_ln102_fu_442_p2;
reg   [0:0] and_ln102_reg_1130;
wire   [0:0] and_ln104_fu_458_p2;
reg   [0:0] and_ln104_reg_1137;
wire   [0:0] and_ln102_1802_fu_463_p2;
reg   [0:0] and_ln102_1802_reg_1143;
wire   [0:0] and_ln104_307_fu_472_p2;
reg   [0:0] and_ln104_307_reg_1148;
wire   [0:0] and_ln102_1804_fu_477_p2;
reg   [0:0] and_ln102_1804_reg_1153;
reg   [0:0] and_ln102_1804_reg_1153_pp0_iter2_reg;
reg   [0:0] and_ln102_1804_reg_1153_pp0_iter3_reg;
reg   [0:0] and_ln102_1804_reg_1153_pp0_iter4_reg;
wire   [0:0] and_ln102_1806_fu_498_p2;
reg   [0:0] and_ln102_1806_reg_1159;
wire   [0:0] or_ln117_1465_fu_539_p2;
reg   [0:0] or_ln117_1465_reg_1165;
wire   [2:0] select_ln117_1575_fu_545_p3;
reg   [2:0] select_ln117_1575_reg_1171;
wire   [0:0] or_ln117_1467_fu_553_p2;
reg   [0:0] or_ln117_1467_reg_1176;
wire   [0:0] or_ln117_1471_fu_559_p2;
reg   [0:0] or_ln117_1471_reg_1183;
reg   [0:0] or_ln117_1471_reg_1183_pp0_iter2_reg;
wire   [0:0] or_ln117_1479_fu_564_p2;
reg   [0:0] or_ln117_1479_reg_1191;
reg   [0:0] or_ln117_1479_reg_1191_pp0_iter2_reg;
reg   [0:0] or_ln117_1479_reg_1191_pp0_iter3_reg;
wire   [0:0] and_ln102_1803_fu_569_p2;
reg   [0:0] and_ln102_1803_reg_1198;
wire   [0:0] and_ln104_308_fu_578_p2;
reg   [0:0] and_ln104_308_reg_1204;
reg   [0:0] and_ln104_308_reg_1204_pp0_iter3_reg;
wire   [0:0] and_ln102_1807_fu_593_p2;
reg   [0:0] and_ln102_1807_reg_1210;
wire   [3:0] select_ln117_1582_fu_691_p3;
reg   [3:0] select_ln117_1582_reg_1215;
wire   [0:0] or_ln117_1473_fu_698_p2;
reg   [0:0] or_ln117_1473_reg_1220;
wire   [0:0] or_ln117_1477_fu_785_p2;
reg   [0:0] or_ln117_1477_reg_1226;
wire   [4:0] select_ln117_1588_fu_799_p3;
reg   [4:0] select_ln117_1588_reg_1231;
wire   [0:0] or_ln117_1481_fu_855_p2;
reg   [0:0] or_ln117_1481_reg_1236;
wire   [4:0] select_ln117_1592_fu_868_p3;
reg   [4:0] select_ln117_1592_reg_1241;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_777_fu_453_p2;
wire   [0:0] xor_ln104_778_fu_467_p2;
wire   [0:0] xor_ln104_fu_448_p2;
wire   [0:0] xor_ln104_780_fu_482_p2;
wire   [0:0] and_ln104_309_fu_487_p2;
wire   [0:0] and_ln102_1805_fu_493_p2;
wire   [0:0] and_ln102_1810_fu_503_p2;
wire   [0:0] and_ln102_1811_fu_508_p2;
wire   [1:0] select_ln117_fu_513_p3;
wire   [1:0] select_ln117_1574_fu_527_p3;
wire   [0:0] or_ln117_fu_521_p2;
wire   [2:0] zext_ln117_fu_535_p1;
wire   [0:0] xor_ln104_779_fu_573_p2;
wire   [0:0] xor_ln104_781_fu_583_p2;
wire   [0:0] and_ln102_1812_fu_598_p2;
wire   [0:0] xor_ln104_782_fu_588_p2;
wire   [0:0] and_ln102_1815_fu_612_p2;
wire   [0:0] and_ln102_1813_fu_603_p2;
wire   [0:0] or_ln117_1466_fu_622_p2;
wire   [2:0] select_ln117_1576_fu_627_p3;
wire   [0:0] and_ln102_1814_fu_608_p2;
wire   [2:0] select_ln117_1577_fu_633_p3;
wire   [2:0] select_ln117_1578_fu_646_p3;
wire   [0:0] or_ln117_1468_fu_641_p2;
wire   [3:0] zext_ln117_175_fu_653_p1;
wire   [0:0] or_ln117_1469_fu_657_p2;
wire   [0:0] and_ln102_1816_fu_617_p2;
wire   [3:0] select_ln117_1579_fu_661_p3;
wire   [0:0] or_ln117_1470_fu_669_p2;
wire   [3:0] select_ln117_1580_fu_675_p3;
wire   [3:0] select_ln117_1581_fu_683_p3;
wire   [0:0] xor_ln104_783_fu_703_p2;
wire   [0:0] and_ln102_1818_fu_716_p2;
wire   [0:0] and_ln102_1808_fu_708_p2;
wire   [0:0] and_ln102_1817_fu_712_p2;
wire   [0:0] or_ln117_1472_fu_731_p2;
wire   [0:0] and_ln102_1819_fu_721_p2;
wire   [3:0] select_ln117_1583_fu_736_p3;
wire   [0:0] or_ln117_1474_fu_743_p2;
wire   [3:0] select_ln117_1584_fu_748_p3;
wire   [0:0] or_ln117_1475_fu_755_p2;
wire   [0:0] and_ln102_1820_fu_726_p2;
wire   [3:0] select_ln117_1585_fu_759_p3;
wire   [3:0] select_ln117_1586_fu_773_p3;
wire   [0:0] or_ln117_1476_fu_767_p2;
wire   [4:0] zext_ln117_176_fu_781_p1;
wire   [4:0] select_ln117_1587_fu_791_p3;
wire   [0:0] xor_ln104_784_fu_807_p2;
wire   [0:0] and_ln102_1821_fu_816_p2;
wire   [0:0] and_ln102_1809_fu_812_p2;
wire   [0:0] and_ln102_1822_fu_821_p2;
wire   [0:0] or_ln117_1478_fu_831_p2;
wire   [0:0] and_ln102_1823_fu_826_p2;
wire   [4:0] select_ln117_1589_fu_836_p3;
wire   [0:0] or_ln117_1480_fu_843_p2;
wire   [4:0] select_ln117_1590_fu_848_p3;
wire   [4:0] select_ln117_1591_fu_860_p3;
wire   [0:0] xor_ln104_785_fu_876_p2;
wire   [0:0] and_ln102_1824_fu_881_p2;
wire   [0:0] and_ln102_1825_fu_886_p2;
wire   [0:0] or_ln117_1482_fu_891_p2;
wire   [11:0] agg_result_fu_903_p53;
wire   [4:0] agg_result_fu_903_p54;
wire   [11:0] agg_result_fu_903_p55;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_903_p1;
wire   [4:0] agg_result_fu_903_p3;
wire   [4:0] agg_result_fu_903_p5;
wire   [4:0] agg_result_fu_903_p7;
wire   [4:0] agg_result_fu_903_p9;
wire   [4:0] agg_result_fu_903_p11;
wire   [4:0] agg_result_fu_903_p13;
wire   [4:0] agg_result_fu_903_p15;
wire   [4:0] agg_result_fu_903_p17;
wire   [4:0] agg_result_fu_903_p19;
wire   [4:0] agg_result_fu_903_p21;
wire   [4:0] agg_result_fu_903_p23;
wire   [4:0] agg_result_fu_903_p25;
wire   [4:0] agg_result_fu_903_p27;
wire   [4:0] agg_result_fu_903_p29;
wire  signed [4:0] agg_result_fu_903_p31;
wire  signed [4:0] agg_result_fu_903_p33;
wire  signed [4:0] agg_result_fu_903_p35;
wire  signed [4:0] agg_result_fu_903_p37;
wire  signed [4:0] agg_result_fu_903_p39;
wire  signed [4:0] agg_result_fu_903_p41;
wire  signed [4:0] agg_result_fu_903_p43;
wire  signed [4:0] agg_result_fu_903_p45;
wire  signed [4:0] agg_result_fu_903_p47;
wire  signed [4:0] agg_result_fu_903_p49;
wire  signed [4:0] agg_result_fu_903_p51;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_53_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h1 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h3 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h4 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h5 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h6 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h7 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h8 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h9 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'hA ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hB ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hC ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hD ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hE ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hF ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'h10 ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h11 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h12 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h13 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h14 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h15 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h16 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h17 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h18 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h19 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h1A ),
    .din25_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_53_5_12_1_1_x1_U2391(
    .din0(12'd2899),
    .din1(12'd256),
    .din2(12'd988),
    .din3(12'd3769),
    .din4(12'd4093),
    .din5(12'd683),
    .din6(12'd80),
    .din7(12'd883),
    .din8(12'd1105),
    .din9(12'd4000),
    .din10(12'd3871),
    .din11(12'd28),
    .din12(12'd3762),
    .din13(12'd663),
    .din14(12'd130),
    .din15(12'd4079),
    .din16(12'd10),
    .din17(12'd3869),
    .din18(12'd680),
    .din19(12'd211),
    .din20(12'd288),
    .din21(12'd3359),
    .din22(12'd3400),
    .din23(12'd87),
    .din24(12'd3767),
    .din25(12'd690),
    .def(agg_result_fu_903_p53),
    .sel(agg_result_fu_903_p54),
    .dout(agg_result_fu_903_p55)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1802_reg_1143 <= and_ln102_1802_fu_463_p2;
        and_ln102_1803_reg_1198 <= and_ln102_1803_fu_569_p2;
        and_ln102_1804_reg_1153 <= and_ln102_1804_fu_477_p2;
        and_ln102_1804_reg_1153_pp0_iter2_reg <= and_ln102_1804_reg_1153;
        and_ln102_1804_reg_1153_pp0_iter3_reg <= and_ln102_1804_reg_1153_pp0_iter2_reg;
        and_ln102_1804_reg_1153_pp0_iter4_reg <= and_ln102_1804_reg_1153_pp0_iter3_reg;
        and_ln102_1806_reg_1159 <= and_ln102_1806_fu_498_p2;
        and_ln102_1807_reg_1210 <= and_ln102_1807_fu_593_p2;
        and_ln102_reg_1130 <= and_ln102_fu_442_p2;
        and_ln104_307_reg_1148 <= and_ln104_307_fu_472_p2;
        and_ln104_308_reg_1204 <= and_ln104_308_fu_578_p2;
        and_ln104_308_reg_1204_pp0_iter3_reg <= and_ln104_308_reg_1204;
        and_ln104_reg_1137 <= and_ln104_fu_458_p2;
        icmp_ln86_1624_reg_1022 <= icmp_ln86_1624_fu_322_p2;
        icmp_ln86_1625_reg_1027 <= icmp_ln86_1625_fu_328_p2;
        icmp_ln86_1626_reg_1033 <= icmp_ln86_1626_fu_334_p2;
        icmp_ln86_1626_reg_1033_pp0_iter1_reg <= icmp_ln86_1626_reg_1033;
        icmp_ln86_1627_reg_1039 <= icmp_ln86_1627_fu_340_p2;
        icmp_ln86_1628_reg_1045 <= icmp_ln86_1628_fu_346_p2;
        icmp_ln86_1628_reg_1045_pp0_iter1_reg <= icmp_ln86_1628_reg_1045;
        icmp_ln86_1629_reg_1051 <= icmp_ln86_1629_fu_352_p2;
        icmp_ln86_1629_reg_1051_pp0_iter1_reg <= icmp_ln86_1629_reg_1051;
        icmp_ln86_1630_reg_1057 <= icmp_ln86_1630_fu_358_p2;
        icmp_ln86_1630_reg_1057_pp0_iter1_reg <= icmp_ln86_1630_reg_1057;
        icmp_ln86_1630_reg_1057_pp0_iter2_reg <= icmp_ln86_1630_reg_1057_pp0_iter1_reg;
        icmp_ln86_1631_reg_1063 <= icmp_ln86_1631_fu_364_p2;
        icmp_ln86_1631_reg_1063_pp0_iter1_reg <= icmp_ln86_1631_reg_1063;
        icmp_ln86_1631_reg_1063_pp0_iter2_reg <= icmp_ln86_1631_reg_1063_pp0_iter1_reg;
        icmp_ln86_1631_reg_1063_pp0_iter3_reg <= icmp_ln86_1631_reg_1063_pp0_iter2_reg;
        icmp_ln86_1632_reg_1069 <= icmp_ln86_1632_fu_370_p2;
        icmp_ln86_1632_reg_1069_pp0_iter1_reg <= icmp_ln86_1632_reg_1069;
        icmp_ln86_1632_reg_1069_pp0_iter2_reg <= icmp_ln86_1632_reg_1069_pp0_iter1_reg;
        icmp_ln86_1632_reg_1069_pp0_iter3_reg <= icmp_ln86_1632_reg_1069_pp0_iter2_reg;
        icmp_ln86_1632_reg_1069_pp0_iter4_reg <= icmp_ln86_1632_reg_1069_pp0_iter3_reg;
        icmp_ln86_1633_reg_1075 <= icmp_ln86_1633_fu_376_p2;
        icmp_ln86_1634_reg_1080 <= icmp_ln86_1634_fu_382_p2;
        icmp_ln86_1635_reg_1085 <= icmp_ln86_1635_fu_388_p2;
        icmp_ln86_1635_reg_1085_pp0_iter1_reg <= icmp_ln86_1635_reg_1085;
        icmp_ln86_1636_reg_1090 <= icmp_ln86_1636_fu_394_p2;
        icmp_ln86_1636_reg_1090_pp0_iter1_reg <= icmp_ln86_1636_reg_1090;
        icmp_ln86_1637_reg_1095 <= icmp_ln86_1637_fu_400_p2;
        icmp_ln86_1637_reg_1095_pp0_iter1_reg <= icmp_ln86_1637_reg_1095;
        icmp_ln86_1638_reg_1100 <= icmp_ln86_1638_fu_406_p2;
        icmp_ln86_1638_reg_1100_pp0_iter1_reg <= icmp_ln86_1638_reg_1100;
        icmp_ln86_1638_reg_1100_pp0_iter2_reg <= icmp_ln86_1638_reg_1100_pp0_iter1_reg;
        icmp_ln86_1639_reg_1105 <= icmp_ln86_1639_fu_412_p2;
        icmp_ln86_1639_reg_1105_pp0_iter1_reg <= icmp_ln86_1639_reg_1105;
        icmp_ln86_1639_reg_1105_pp0_iter2_reg <= icmp_ln86_1639_reg_1105_pp0_iter1_reg;
        icmp_ln86_1640_reg_1110 <= icmp_ln86_1640_fu_418_p2;
        icmp_ln86_1640_reg_1110_pp0_iter1_reg <= icmp_ln86_1640_reg_1110;
        icmp_ln86_1640_reg_1110_pp0_iter2_reg <= icmp_ln86_1640_reg_1110_pp0_iter1_reg;
        icmp_ln86_1641_reg_1115 <= icmp_ln86_1641_fu_424_p2;
        icmp_ln86_1641_reg_1115_pp0_iter1_reg <= icmp_ln86_1641_reg_1115;
        icmp_ln86_1641_reg_1115_pp0_iter2_reg <= icmp_ln86_1641_reg_1115_pp0_iter1_reg;
        icmp_ln86_1641_reg_1115_pp0_iter3_reg <= icmp_ln86_1641_reg_1115_pp0_iter2_reg;
        icmp_ln86_1642_reg_1120 <= icmp_ln86_1642_fu_430_p2;
        icmp_ln86_1642_reg_1120_pp0_iter1_reg <= icmp_ln86_1642_reg_1120;
        icmp_ln86_1642_reg_1120_pp0_iter2_reg <= icmp_ln86_1642_reg_1120_pp0_iter1_reg;
        icmp_ln86_1642_reg_1120_pp0_iter3_reg <= icmp_ln86_1642_reg_1120_pp0_iter2_reg;
        icmp_ln86_1643_reg_1125 <= icmp_ln86_1643_fu_436_p2;
        icmp_ln86_1643_reg_1125_pp0_iter1_reg <= icmp_ln86_1643_reg_1125;
        icmp_ln86_1643_reg_1125_pp0_iter2_reg <= icmp_ln86_1643_reg_1125_pp0_iter1_reg;
        icmp_ln86_1643_reg_1125_pp0_iter3_reg <= icmp_ln86_1643_reg_1125_pp0_iter2_reg;
        icmp_ln86_1643_reg_1125_pp0_iter4_reg <= icmp_ln86_1643_reg_1125_pp0_iter3_reg;
        icmp_ln86_reg_1015 <= icmp_ln86_fu_316_p2;
        or_ln117_1465_reg_1165 <= or_ln117_1465_fu_539_p2;
        or_ln117_1467_reg_1176 <= or_ln117_1467_fu_553_p2;
        or_ln117_1471_reg_1183 <= or_ln117_1471_fu_559_p2;
        or_ln117_1471_reg_1183_pp0_iter2_reg <= or_ln117_1471_reg_1183;
        or_ln117_1473_reg_1220 <= or_ln117_1473_fu_698_p2;
        or_ln117_1477_reg_1226 <= or_ln117_1477_fu_785_p2;
        or_ln117_1479_reg_1191 <= or_ln117_1479_fu_564_p2;
        or_ln117_1479_reg_1191_pp0_iter2_reg <= or_ln117_1479_reg_1191;
        or_ln117_1479_reg_1191_pp0_iter3_reg <= or_ln117_1479_reg_1191_pp0_iter2_reg;
        or_ln117_1481_reg_1236 <= or_ln117_1481_fu_855_p2;
        select_ln117_1575_reg_1171 <= select_ln117_1575_fu_545_p3;
        select_ln117_1582_reg_1215 <= select_ln117_1582_fu_691_p3;
        select_ln117_1588_reg_1231 <= select_ln117_1588_fu_799_p3;
        select_ln117_1592_reg_1241 <= select_ln117_1592_fu_868_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_903_p53 = 'bx;

assign agg_result_fu_903_p54 = ((or_ln117_1482_fu_891_p2[0:0] == 1'b1) ? select_ln117_1592_reg_1241 : 5'd26);

assign and_ln102_1802_fu_463_p2 = (icmp_ln86_1625_reg_1027 & and_ln102_reg_1130);

assign and_ln102_1803_fu_569_p2 = (icmp_ln86_1626_reg_1033_pp0_iter1_reg & and_ln104_reg_1137);

assign and_ln102_1804_fu_477_p2 = (xor_ln104_fu_448_p2 & icmp_ln86_1627_reg_1039);

assign and_ln102_1805_fu_493_p2 = (icmp_ln86_1628_reg_1045 & and_ln102_1802_fu_463_p2);

assign and_ln102_1806_fu_498_p2 = (icmp_ln86_1629_reg_1051 & and_ln104_307_fu_472_p2);

assign and_ln102_1807_fu_593_p2 = (icmp_ln86_1630_reg_1057_pp0_iter1_reg & and_ln102_1803_fu_569_p2);

assign and_ln102_1808_fu_708_p2 = (icmp_ln86_1631_reg_1063_pp0_iter2_reg & and_ln104_308_reg_1204);

assign and_ln102_1809_fu_812_p2 = (icmp_ln86_1632_reg_1069_pp0_iter3_reg & and_ln102_1804_reg_1153_pp0_iter3_reg);

assign and_ln102_1810_fu_503_p2 = (icmp_ln86_1633_reg_1075 & and_ln104_309_fu_487_p2);

assign and_ln102_1811_fu_508_p2 = (icmp_ln86_1634_reg_1080 & and_ln102_1805_fu_493_p2);

assign and_ln102_1812_fu_598_p2 = (xor_ln104_781_fu_583_p2 & icmp_ln86_1635_reg_1085_pp0_iter1_reg);

assign and_ln102_1813_fu_603_p2 = (and_ln102_1812_fu_598_p2 & and_ln102_1802_reg_1143);

assign and_ln102_1814_fu_608_p2 = (icmp_ln86_1636_reg_1090_pp0_iter1_reg & and_ln102_1806_reg_1159);

assign and_ln102_1815_fu_612_p2 = (xor_ln104_782_fu_588_p2 & icmp_ln86_1637_reg_1095_pp0_iter1_reg);

assign and_ln102_1816_fu_617_p2 = (and_ln104_307_reg_1148 & and_ln102_1815_fu_612_p2);

assign and_ln102_1817_fu_712_p2 = (icmp_ln86_1638_reg_1100_pp0_iter2_reg & and_ln102_1807_reg_1210);

assign and_ln102_1818_fu_716_p2 = (xor_ln104_783_fu_703_p2 & icmp_ln86_1639_reg_1105_pp0_iter2_reg);

assign and_ln102_1819_fu_721_p2 = (and_ln102_1818_fu_716_p2 & and_ln102_1803_reg_1198);

assign and_ln102_1820_fu_726_p2 = (icmp_ln86_1640_reg_1110_pp0_iter2_reg & and_ln102_1808_fu_708_p2);

assign and_ln102_1821_fu_816_p2 = (xor_ln104_784_fu_807_p2 & icmp_ln86_1641_reg_1115_pp0_iter3_reg);

assign and_ln102_1822_fu_821_p2 = (and_ln104_308_reg_1204_pp0_iter3_reg & and_ln102_1821_fu_816_p2);

assign and_ln102_1823_fu_826_p2 = (icmp_ln86_1642_reg_1120_pp0_iter3_reg & and_ln102_1809_fu_812_p2);

assign and_ln102_1824_fu_881_p2 = (xor_ln104_785_fu_876_p2 & icmp_ln86_1643_reg_1125_pp0_iter4_reg);

assign and_ln102_1825_fu_886_p2 = (and_ln102_1824_fu_881_p2 & and_ln102_1804_reg_1153_pp0_iter4_reg);

assign and_ln102_fu_442_p2 = (icmp_ln86_fu_316_p2 & icmp_ln86_1624_fu_322_p2);

assign and_ln104_307_fu_472_p2 = (xor_ln104_778_fu_467_p2 & and_ln102_reg_1130);

assign and_ln104_308_fu_578_p2 = (xor_ln104_779_fu_573_p2 & and_ln104_reg_1137);

assign and_ln104_309_fu_487_p2 = (xor_ln104_fu_448_p2 & xor_ln104_780_fu_482_p2);

assign and_ln104_fu_458_p2 = (xor_ln104_777_fu_453_p2 & icmp_ln86_reg_1015);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_903_p55;

assign icmp_ln86_1624_fu_322_p2 = (($signed(p_read10_int_reg) < $signed(18'd22092)) ? 1'b1 : 1'b0);

assign icmp_ln86_1625_fu_328_p2 = (($signed(p_read2_int_reg) < $signed(18'd143590)) ? 1'b1 : 1'b0);

assign icmp_ln86_1626_fu_334_p2 = (($signed(p_read1_int_reg) < $signed(18'd192175)) ? 1'b1 : 1'b0);

assign icmp_ln86_1627_fu_340_p2 = (($signed(p_read6_int_reg) < $signed(18'd95)) ? 1'b1 : 1'b0);

assign icmp_ln86_1628_fu_346_p2 = (($signed(p_read4_int_reg) < $signed(18'd344)) ? 1'b1 : 1'b0);

assign icmp_ln86_1629_fu_352_p2 = (($signed(p_read15_int_reg) < $signed(18'd219)) ? 1'b1 : 1'b0);

assign icmp_ln86_1630_fu_358_p2 = (($signed(p_read1_int_reg) < $signed(18'd181239)) ? 1'b1 : 1'b0);

assign icmp_ln86_1631_fu_364_p2 = (($signed(p_read1_int_reg) < $signed(18'd6737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1632_fu_370_p2 = (($signed(p_read11_int_reg) < $signed(18'd788)) ? 1'b1 : 1'b0);

assign icmp_ln86_1633_fu_376_p2 = (($signed(p_read7_int_reg) < $signed(18'd13510)) ? 1'b1 : 1'b0);

assign icmp_ln86_1634_fu_382_p2 = (($signed(p_read6_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_1635_fu_388_p2 = (($signed(p_read2_int_reg) < $signed(18'd143334)) ? 1'b1 : 1'b0);

assign icmp_ln86_1636_fu_394_p2 = (($signed(p_read14_int_reg) < $signed(18'd747)) ? 1'b1 : 1'b0);

assign icmp_ln86_1637_fu_400_p2 = (($signed(p_read13_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1638_fu_406_p2 = (($signed(p_read16_int_reg) < $signed(18'd71169)) ? 1'b1 : 1'b0);

assign icmp_ln86_1639_fu_412_p2 = (($signed(p_read3_int_reg) < $signed(18'd5117)) ? 1'b1 : 1'b0);

assign icmp_ln86_1640_fu_418_p2 = (($signed(p_read5_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_1641_fu_424_p2 = (($signed(p_read8_int_reg) < $signed(18'd3460)) ? 1'b1 : 1'b0);

assign icmp_ln86_1642_fu_430_p2 = (($signed(p_read12_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1643_fu_436_p2 = (($signed(p_read14_int_reg) < $signed(18'd2169)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_316_p2 = (($signed(p_read9_int_reg) < $signed(18'd389)) ? 1'b1 : 1'b0);

assign or_ln117_1465_fu_539_p2 = (and_ln104_309_fu_487_p2 | and_ln102_1805_fu_493_p2);

assign or_ln117_1466_fu_622_p2 = (or_ln117_1465_reg_1165 | and_ln102_1813_fu_603_p2);

assign or_ln117_1467_fu_553_p2 = (and_ln104_309_fu_487_p2 | and_ln102_1802_fu_463_p2);

assign or_ln117_1468_fu_641_p2 = (or_ln117_1467_reg_1176 | and_ln102_1814_fu_608_p2);

assign or_ln117_1469_fu_657_p2 = (or_ln117_1467_reg_1176 | and_ln102_1806_reg_1159);

assign or_ln117_1470_fu_669_p2 = (or_ln117_1469_fu_657_p2 | and_ln102_1816_fu_617_p2);

assign or_ln117_1471_fu_559_p2 = (and_ln104_309_fu_487_p2 | and_ln102_reg_1130);

assign or_ln117_1472_fu_731_p2 = (or_ln117_1471_reg_1183_pp0_iter2_reg | and_ln102_1817_fu_712_p2);

assign or_ln117_1473_fu_698_p2 = (or_ln117_1471_reg_1183 | and_ln102_1807_fu_593_p2);

assign or_ln117_1474_fu_743_p2 = (or_ln117_1473_reg_1220 | and_ln102_1819_fu_721_p2);

assign or_ln117_1475_fu_755_p2 = (or_ln117_1471_reg_1183_pp0_iter2_reg | and_ln102_1803_reg_1198);

assign or_ln117_1476_fu_767_p2 = (or_ln117_1475_fu_755_p2 | and_ln102_1820_fu_726_p2);

assign or_ln117_1477_fu_785_p2 = (or_ln117_1475_fu_755_p2 | and_ln102_1808_fu_708_p2);

assign or_ln117_1478_fu_831_p2 = (or_ln117_1477_reg_1226 | and_ln102_1822_fu_821_p2);

assign or_ln117_1479_fu_564_p2 = (icmp_ln86_reg_1015 | and_ln104_309_fu_487_p2);

assign or_ln117_1480_fu_843_p2 = (or_ln117_1479_reg_1191_pp0_iter3_reg | and_ln102_1823_fu_826_p2);

assign or_ln117_1481_fu_855_p2 = (or_ln117_1479_reg_1191_pp0_iter3_reg | and_ln102_1809_fu_812_p2);

assign or_ln117_1482_fu_891_p2 = (or_ln117_1481_reg_1236 | and_ln102_1825_fu_886_p2);

assign or_ln117_fu_521_p2 = (and_ln104_309_fu_487_p2 | and_ln102_1811_fu_508_p2);

assign select_ln117_1574_fu_527_p3 = ((and_ln104_309_fu_487_p2[0:0] == 1'b1) ? select_ln117_fu_513_p3 : 2'd3);

assign select_ln117_1575_fu_545_p3 = ((or_ln117_fu_521_p2[0:0] == 1'b1) ? zext_ln117_fu_535_p1 : 3'd4);

assign select_ln117_1576_fu_627_p3 = ((or_ln117_1465_reg_1165[0:0] == 1'b1) ? select_ln117_1575_reg_1171 : 3'd5);

assign select_ln117_1577_fu_633_p3 = ((or_ln117_1466_fu_622_p2[0:0] == 1'b1) ? select_ln117_1576_fu_627_p3 : 3'd6);

assign select_ln117_1578_fu_646_p3 = ((or_ln117_1467_reg_1176[0:0] == 1'b1) ? select_ln117_1577_fu_633_p3 : 3'd7);

assign select_ln117_1579_fu_661_p3 = ((or_ln117_1468_fu_641_p2[0:0] == 1'b1) ? zext_ln117_175_fu_653_p1 : 4'd8);

assign select_ln117_1580_fu_675_p3 = ((or_ln117_1469_fu_657_p2[0:0] == 1'b1) ? select_ln117_1579_fu_661_p3 : 4'd9);

assign select_ln117_1581_fu_683_p3 = ((or_ln117_1470_fu_669_p2[0:0] == 1'b1) ? select_ln117_1580_fu_675_p3 : 4'd10);

assign select_ln117_1582_fu_691_p3 = ((or_ln117_1471_reg_1183[0:0] == 1'b1) ? select_ln117_1581_fu_683_p3 : 4'd11);

assign select_ln117_1583_fu_736_p3 = ((or_ln117_1472_fu_731_p2[0:0] == 1'b1) ? select_ln117_1582_reg_1215 : 4'd12);

assign select_ln117_1584_fu_748_p3 = ((or_ln117_1473_reg_1220[0:0] == 1'b1) ? select_ln117_1583_fu_736_p3 : 4'd13);

assign select_ln117_1585_fu_759_p3 = ((or_ln117_1474_fu_743_p2[0:0] == 1'b1) ? select_ln117_1584_fu_748_p3 : 4'd14);

assign select_ln117_1586_fu_773_p3 = ((or_ln117_1475_fu_755_p2[0:0] == 1'b1) ? select_ln117_1585_fu_759_p3 : 4'd15);

assign select_ln117_1587_fu_791_p3 = ((or_ln117_1476_fu_767_p2[0:0] == 1'b1) ? zext_ln117_176_fu_781_p1 : 5'd16);

assign select_ln117_1588_fu_799_p3 = ((or_ln117_1477_fu_785_p2[0:0] == 1'b1) ? select_ln117_1587_fu_791_p3 : 5'd17);

assign select_ln117_1589_fu_836_p3 = ((or_ln117_1478_fu_831_p2[0:0] == 1'b1) ? select_ln117_1588_reg_1231 : 5'd18);

assign select_ln117_1590_fu_848_p3 = ((or_ln117_1479_reg_1191_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1589_fu_836_p3 : 5'd23);

assign select_ln117_1591_fu_860_p3 = ((or_ln117_1480_fu_843_p2[0:0] == 1'b1) ? select_ln117_1590_fu_848_p3 : 5'd24);

assign select_ln117_1592_fu_868_p3 = ((or_ln117_1481_fu_855_p2[0:0] == 1'b1) ? select_ln117_1591_fu_860_p3 : 5'd25);

assign select_ln117_fu_513_p3 = ((and_ln102_1810_fu_503_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign xor_ln104_777_fu_453_p2 = (icmp_ln86_1624_reg_1022 ^ 1'd1);

assign xor_ln104_778_fu_467_p2 = (icmp_ln86_1625_reg_1027 ^ 1'd1);

assign xor_ln104_779_fu_573_p2 = (icmp_ln86_1626_reg_1033_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_780_fu_482_p2 = (icmp_ln86_1627_reg_1039 ^ 1'd1);

assign xor_ln104_781_fu_583_p2 = (icmp_ln86_1628_reg_1045_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_782_fu_588_p2 = (icmp_ln86_1629_reg_1051_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_783_fu_703_p2 = (icmp_ln86_1630_reg_1057_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_784_fu_807_p2 = (icmp_ln86_1631_reg_1063_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_785_fu_876_p2 = (icmp_ln86_1632_reg_1069_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_fu_448_p2 = (icmp_ln86_reg_1015 ^ 1'd1);

assign zext_ln117_175_fu_653_p1 = select_ln117_1578_fu_646_p3;

assign zext_ln117_176_fu_781_p1 = select_ln117_1586_fu_773_p3;

assign zext_ln117_fu_535_p1 = select_ln117_1574_fu_527_p3;

endmodule //conifer_jettag_accelerator_decision_function_115
