.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_Seg_1_bLCDDSD */
.set LCD_Seg_1_bLCDDSD_CtrlReg__0__MASK, 0x01
.set LCD_Seg_1_bLCDDSD_CtrlReg__0__POS, 0
.set LCD_Seg_1_bLCDDSD_CtrlReg__1__MASK, 0x02
.set LCD_Seg_1_bLCDDSD_CtrlReg__1__POS, 1
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LCD_Seg_1_bLCDDSD_CtrlReg__2__MASK, 0x04
.set LCD_Seg_1_bLCDDSD_CtrlReg__2__POS, 2
.set LCD_Seg_1_bLCDDSD_CtrlReg__3__MASK, 0x08
.set LCD_Seg_1_bLCDDSD_CtrlReg__3__POS, 3
.set LCD_Seg_1_bLCDDSD_CtrlReg__7__MASK, 0x80
.set LCD_Seg_1_bLCDDSD_CtrlReg__7__POS, 7
.set LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__MASK, 0x8F
.set LCD_Seg_1_bLCDDSD_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LCD_Seg_1_bLCDDSD_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* LCD_Seg_1_Com */
.set LCD_Seg_1_Com__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Seg_1_Com__0__MASK, 0x01
.set LCD_Seg_1_Com__0__PC, CYREG_PRT2_PC0
.set LCD_Seg_1_Com__0__PORT, 2
.set LCD_Seg_1_Com__0__SHIFT, 0
.set LCD_Seg_1_Com__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Seg_1_Com__1__MASK, 0x02
.set LCD_Seg_1_Com__1__PC, CYREG_PRT2_PC1
.set LCD_Seg_1_Com__1__PORT, 2
.set LCD_Seg_1_Com__1__SHIFT, 1
.set LCD_Seg_1_Com__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Seg_1_Com__2__MASK, 0x04
.set LCD_Seg_1_Com__2__PC, CYREG_PRT2_PC2
.set LCD_Seg_1_Com__2__PORT, 2
.set LCD_Seg_1_Com__2__SHIFT, 2
.set LCD_Seg_1_Com__3__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Seg_1_Com__3__MASK, 0x10
.set LCD_Seg_1_Com__3__PC, CYREG_PRT2_PC4
.set LCD_Seg_1_Com__3__PORT, 2
.set LCD_Seg_1_Com__3__SHIFT, 4
.set LCD_Seg_1_Com__4__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Seg_1_Com__4__MASK, 0x20
.set LCD_Seg_1_Com__4__PC, CYREG_PRT2_PC5
.set LCD_Seg_1_Com__4__PORT, 2
.set LCD_Seg_1_Com__4__SHIFT, 5
.set LCD_Seg_1_Com__AG, CYREG_PRT2_AG
.set LCD_Seg_1_Com__AMUX, CYREG_PRT2_AMUX
.set LCD_Seg_1_Com__BIE, CYREG_PRT2_BIE
.set LCD_Seg_1_Com__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Seg_1_Com__BYP, CYREG_PRT2_BYP
.set LCD_Seg_1_Com__CTL, CYREG_PRT2_CTL
.set LCD_Seg_1_Com__DM0, CYREG_PRT2_DM0
.set LCD_Seg_1_Com__DM1, CYREG_PRT2_DM1
.set LCD_Seg_1_Com__DM2, CYREG_PRT2_DM2
.set LCD_Seg_1_Com__DR, CYREG_PRT2_DR
.set LCD_Seg_1_Com__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Seg_1_Com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Seg_1_Com__LCD_COM_MASK__0, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__1, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__12, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__15, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__2, 0x37
.set LCD_Seg_1_Com__LCD_COM_MASK__3, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__4, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__5, 0x00
.set LCD_Seg_1_Com__LCD_COM_MASK__6, 0x00
.set LCD_Seg_1_Com__LCD_COM_PIN__0, 0
.set LCD_Seg_1_Com__LCD_COM_PIN__1, 1
.set LCD_Seg_1_Com__LCD_COM_PIN__2, 2
.set LCD_Seg_1_Com__LCD_COM_PIN__3, 4
.set LCD_Seg_1_Com__LCD_COM_PIN__4, 5
.set LCD_Seg_1_Com__LCD_COM_PORT__0, 2
.set LCD_Seg_1_Com__LCD_COM_PORT__1, 2
.set LCD_Seg_1_Com__LCD_COM_PORT__2, 2
.set LCD_Seg_1_Com__LCD_COM_PORT__3, 2
.set LCD_Seg_1_Com__LCD_COM_PORT__4, 2
.set LCD_Seg_1_Com__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Seg_1_Com__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Seg_1_Com__LCD_SEG_MASK__0, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__1, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__12, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__15, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__2, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__3, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__4, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__5, 0x00
.set LCD_Seg_1_Com__LCD_SEG_MASK__6, 0x00
.set LCD_Seg_1_Com__MASK, 0x1F
.set LCD_Seg_1_Com__PORT, 2
.set LCD_Seg_1_Com__PRT, CYREG_PRT2_PRT
.set LCD_Seg_1_Com__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Seg_1_Com__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Seg_1_Com__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Seg_1_Com__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Seg_1_Com__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Seg_1_Com__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Seg_1_Com__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Seg_1_Com__PS, CYREG_PRT2_PS
.set LCD_Seg_1_Com__SHIFT, 0
.set LCD_Seg_1_Com__SLW, CYREG_PRT2_SLW

/* LCD_Seg_1_Frame_Dma */
.set LCD_Seg_1_Frame_Dma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LCD_Seg_1_Frame_Dma__DRQ_NUMBER, 1
.set LCD_Seg_1_Frame_Dma__NUMBEROF_TDS, 0
.set LCD_Seg_1_Frame_Dma__PRIORITY, 2
.set LCD_Seg_1_Frame_Dma__TERMIN_EN, 0
.set LCD_Seg_1_Frame_Dma__TERMIN_SEL, 0
.set LCD_Seg_1_Frame_Dma__TERMOUT0_EN, 0
.set LCD_Seg_1_Frame_Dma__TERMOUT0_SEL, 0
.set LCD_Seg_1_Frame_Dma__TERMOUT1_EN, 0
.set LCD_Seg_1_Frame_Dma__TERMOUT1_SEL, 0

/* LCD_Seg_1_Int_Clock */
.set LCD_Seg_1_Int_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set LCD_Seg_1_Int_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set LCD_Seg_1_Int_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set LCD_Seg_1_Int_Clock__CFG2_SRC_SEL_MASK, 0x07
.set LCD_Seg_1_Int_Clock__INDEX, 0x00
.set LCD_Seg_1_Int_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD_Seg_1_Int_Clock__PM_ACT_MSK, 0x01
.set LCD_Seg_1_Int_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD_Seg_1_Int_Clock__PM_STBY_MSK, 0x01

/* LCD_Seg_1_LCD */
.set LCD_Seg_1_LCD__CFG, CYREG_LCDTMR_CFG
.set LCD_Seg_1_LCD__CR, CYREG_LCDDRV_CR
.set LCD_Seg_1_LCD__CR0, CYREG_LCDDAC_CR0
.set LCD_Seg_1_LCD__CR1, CYREG_LCDDAC_CR1
.set LCD_Seg_1_LCD__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set LCD_Seg_1_LCD__PM_ACT_MSK, 0x10
.set LCD_Seg_1_LCD__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set LCD_Seg_1_LCD__PM_STBY_MSK, 0x10
.set LCD_Seg_1_LCD__SW0, CYREG_LCDDAC_SW0
.set LCD_Seg_1_LCD__SW1, CYREG_LCDDAC_SW1
.set LCD_Seg_1_LCD__SW2, CYREG_LCDDAC_SW2
.set LCD_Seg_1_LCD__SW3, CYREG_LCDDAC_SW3
.set LCD_Seg_1_LCD__SW4, CYREG_LCDDAC_SW4

/* LCD_Seg_1_Lcd_Dma */
.set LCD_Seg_1_Lcd_Dma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LCD_Seg_1_Lcd_Dma__DRQ_NUMBER, 0
.set LCD_Seg_1_Lcd_Dma__NUMBEROF_TDS, 0
.set LCD_Seg_1_Lcd_Dma__PRIORITY, 2
.set LCD_Seg_1_Lcd_Dma__TERMIN_EN, 0
.set LCD_Seg_1_Lcd_Dma__TERMIN_SEL, 0
.set LCD_Seg_1_Lcd_Dma__TERMOUT0_EN, 1
.set LCD_Seg_1_Lcd_Dma__TERMOUT0_SEL, 0
.set LCD_Seg_1_Lcd_Dma__TERMOUT1_EN, 0
.set LCD_Seg_1_Lcd_Dma__TERMOUT1_SEL, 0

/* LCD_Seg_1_Seg */
.set LCD_Seg_1_Seg__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LCD_Seg_1_Seg__0__MASK, 0x01
.set LCD_Seg_1_Seg__0__PC, CYREG_PRT3_PC0
.set LCD_Seg_1_Seg__0__PORT, 3
.set LCD_Seg_1_Seg__0__SHIFT, 0
.set LCD_Seg_1_Seg__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set LCD_Seg_1_Seg__1__MASK, 0x02
.set LCD_Seg_1_Seg__1__PC, CYREG_PRT3_PC1
.set LCD_Seg_1_Seg__1__PORT, 3
.set LCD_Seg_1_Seg__1__SHIFT, 1
.set LCD_Seg_1_Seg__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set LCD_Seg_1_Seg__2__MASK, 0x04
.set LCD_Seg_1_Seg__2__PC, CYREG_PRT3_PC2
.set LCD_Seg_1_Seg__2__PORT, 3
.set LCD_Seg_1_Seg__2__SHIFT, 2
.set LCD_Seg_1_Seg__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set LCD_Seg_1_Seg__3__MASK, 0x08
.set LCD_Seg_1_Seg__3__PC, CYREG_PRT3_PC3
.set LCD_Seg_1_Seg__3__PORT, 3
.set LCD_Seg_1_Seg__3__SHIFT, 3
.set LCD_Seg_1_Seg__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set LCD_Seg_1_Seg__4__MASK, 0x10
.set LCD_Seg_1_Seg__4__PC, CYREG_PRT3_PC4
.set LCD_Seg_1_Seg__4__PORT, 3
.set LCD_Seg_1_Seg__4__SHIFT, 4
.set LCD_Seg_1_Seg__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set LCD_Seg_1_Seg__5__MASK, 0x20
.set LCD_Seg_1_Seg__5__PC, CYREG_PRT3_PC5
.set LCD_Seg_1_Seg__5__PORT, 3
.set LCD_Seg_1_Seg__5__SHIFT, 5
.set LCD_Seg_1_Seg__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set LCD_Seg_1_Seg__6__MASK, 0x40
.set LCD_Seg_1_Seg__6__PC, CYREG_PRT3_PC6
.set LCD_Seg_1_Seg__6__PORT, 3
.set LCD_Seg_1_Seg__6__SHIFT, 6
.set LCD_Seg_1_Seg__AG, CYREG_PRT3_AG
.set LCD_Seg_1_Seg__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_1_Seg__BIE, CYREG_PRT3_BIE
.set LCD_Seg_1_Seg__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_1_Seg__BYP, CYREG_PRT3_BYP
.set LCD_Seg_1_Seg__CTL, CYREG_PRT3_CTL
.set LCD_Seg_1_Seg__DM0, CYREG_PRT3_DM0
.set LCD_Seg_1_Seg__DM1, CYREG_PRT3_DM1
.set LCD_Seg_1_Seg__DM2, CYREG_PRT3_DM2
.set LCD_Seg_1_Seg__DR, CYREG_PRT3_DR
.set LCD_Seg_1_Seg__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_1_Seg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_Seg_1_Seg__LCD_COM_MASK__0, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__1, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__12, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__15, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__2, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__3, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__4, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__5, 0x00
.set LCD_Seg_1_Seg__LCD_COM_MASK__6, 0x00
.set LCD_Seg_1_Seg__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_1_Seg__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_1_Seg__LCD_SEG_MASK__0, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__1, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__12, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__15, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__2, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__3, 0x7F
.set LCD_Seg_1_Seg__LCD_SEG_MASK__4, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__5, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_MASK__6, 0x00
.set LCD_Seg_1_Seg__LCD_SEG_PIN__0, 0
.set LCD_Seg_1_Seg__LCD_SEG_PIN__1, 1
.set LCD_Seg_1_Seg__LCD_SEG_PIN__2, 2
.set LCD_Seg_1_Seg__LCD_SEG_PIN__3, 3
.set LCD_Seg_1_Seg__LCD_SEG_PIN__4, 4
.set LCD_Seg_1_Seg__LCD_SEG_PIN__5, 5
.set LCD_Seg_1_Seg__LCD_SEG_PIN__6, 6
.set LCD_Seg_1_Seg__LCD_SEG_PORT__0, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__1, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__2, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__3, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__4, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__5, 3
.set LCD_Seg_1_Seg__LCD_SEG_PORT__6, 3
.set LCD_Seg_1_Seg__MASK, 0x7F
.set LCD_Seg_1_Seg__PORT, 3
.set LCD_Seg_1_Seg__PRT, CYREG_PRT3_PRT
.set LCD_Seg_1_Seg__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_1_Seg__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_1_Seg__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_1_Seg__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_1_Seg__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_1_Seg__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_1_Seg__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_1_Seg__PS, CYREG_PRT3_PS
.set LCD_Seg_1_Seg__SHIFT, 0
.set LCD_Seg_1_Seg__SLW, CYREG_PRT3_SLW

/* LCD_Seg_1_TD_DoneInt */
.set LCD_Seg_1_TD_DoneInt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_Seg_1_TD_DoneInt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_Seg_1_TD_DoneInt__INTC_MASK, 0x01
.set LCD_Seg_1_TD_DoneInt__INTC_NUMBER, 0
.set LCD_Seg_1_TD_DoneInt__INTC_PRIOR_NUM, 7
.set LCD_Seg_1_TD_DoneInt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set LCD_Seg_1_TD_DoneInt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_Seg_1_TD_DoneInt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_Seg_1_Wakeup */
.set LCD_Seg_1_Wakeup__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_Seg_1_Wakeup__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_Seg_1_Wakeup__INTC_MASK, 0x02
.set LCD_Seg_1_Wakeup__INTC_NUMBER, 1
.set LCD_Seg_1_Wakeup__INTC_PRIOR_NUM, 7
.set LCD_Seg_1_Wakeup__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set LCD_Seg_1_Wakeup__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_Seg_1_Wakeup__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
