-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_HLS is
port (
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC );
end;


architecture behav of FIR_HLS is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FIR_HLS_FIR_HLS,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.255400,HLS_SYN_LAT=22,HLS_SYN_TPT=23,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5482,HLS_SYN_LUT=15947,HLS_VERSION=2024_2}";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_read : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_write : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_read : STD_LOGIC;
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_write : STD_LOGIC;

    component FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        input_r_TVALID : IN STD_LOGIC;
        input_r_TREADY : OUT STD_LOGIC;
        output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_TVALID : OUT STD_LOGIC;
        output_r_TREADY : IN STD_LOGIC;
        dec_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        dec_out_empty_n : IN STD_LOGIC;
        dec_out_read : OUT STD_LOGIC;
        dec_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_out_full_n : IN STD_LOGIC;
        dec_out_write : OUT STD_LOGIC;
        kernel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_out_empty_n : IN STD_LOGIC;
        kernel_out_read : OUT STD_LOGIC;
        kernel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_out_full_n : IN STD_LOGIC;
        kernel_out_write : OUT STD_LOGIC );
    end component;



begin
    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0 : component FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start,
        ap_done => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_done,
        ap_continue => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue,
        ap_idle => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_idle,
        ap_ready => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_ready,
        input_r_TDATA => input_r_TDATA,
        input_r_TVALID => input_r_TVALID,
        input_r_TREADY => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY,
        output_r_TDATA => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA,
        output_r_TVALID => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID,
        output_r_TREADY => output_r_TREADY,
        dec_out_dout => ap_const_lv16_0,
        dec_out_empty_n => ap_const_logic_1,
        dec_out_read => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_read,
        dec_out_din => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_din,
        dec_out_full_n => ap_const_logic_1,
        dec_out_write => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_write,
        kernel_out_dout => ap_const_lv16_0,
        kernel_out_empty_n => ap_const_logic_1,
        kernel_out_read => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_read,
        kernel_out_din => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_din,
        kernel_out_full_n => ap_const_logic_1,
        kernel_out_write => Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_write);




    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue <= ap_const_logic_1;
    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start <= ap_const_logic_1;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    input_r_TREADY <= Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY;
    output_r_TDATA <= Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA;
    output_r_TVALID <= Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID;
end behav;
