// Seed: 1111909376
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    input tri id_8,
    input supply1 id_9,
    output tri id_10,
    output tri1 id_11,
    output tri id_12
);
  assign id_12 = 1;
  assign id_12 = 1;
  assign module_1.id_11 = 0;
  wire id_14;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    input wor id_14,
    input tri id_15,
    input wor id_16,
    output tri1 id_17
);
  assign id_0 = 1;
  assign id_0 = {1 | 1 | id_16 | 1'd0{1}};
  final begin : LABEL_0
    id_0 <= (1);
  end
  wand  id_19 = id_13;
  uwire id_20 = (id_19 || id_19);
  assign id_8 = 1;
  wire id_21;
  tri1 id_22 = 1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_8,
      id_2,
      id_9,
      id_2,
      id_4,
      id_3,
      id_19,
      id_13,
      id_4,
      id_8,
      id_3
  );
  wire id_23;
endmodule
