Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Mon Nov 25 23:09:55 2019
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_RISCY/pulpino.timing.rpt
| Design       : pulpino
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             12.690ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck fall@20.000ns - tck rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.881ns (25.831%)  route 5.401ns (74.169%))
  Logic Levels:           10  (LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 22.399 - 20.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  tck_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    tck_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, unplaced)       0.800     2.622    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
                         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.100 f  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]/Q
                         net (fo=30, unplaced)        0.811     3.911    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/operation_reg[3][0]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.206 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/data_out_shift_reg[32]_i_10/O
                         net (fo=2, unplaced)         0.460     4.666    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/data_out_shift_reg[32]_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.790 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/data_out_shift_reg[32]_i_9/O
                         net (fo=1, unplaced)         0.449     5.239    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/data_out_shift_reg[32]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/data_out_shift_reg[32]_i_8/O
                         net (fo=11, unplaced)        0.495     5.858    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/word_count_reg_0__s_net_1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.982 f  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/operation[3]_i_11/O
                         net (fo=1, unplaced)         0.449     6.431    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state_reg[3]_3
                         LUT5 (Prop_lut5_I4_O)        0.124     6.555 f  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_4/O
                         net (fo=5, unplaced)         0.930     7.485    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.116     7.601 f  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_24/O
                         net (fo=2, unplaced)         0.460     8.061    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_24_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_15/O
                         net (fo=1, unplaced)         0.449     8.634    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_output_sel[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     8.758 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_10/O
                         net (fo=1, unplaced)         0.449     9.207    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/crc_reg[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     9.331 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4/O
                         net (fo=1, unplaced)         0.449     9.780    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, unplaced)         0.000     9.904    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
                         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       20.000    20.000 f  
                                                      0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 f  tck_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    tck_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    21.639 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, unplaced)       0.760    22.399    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
                         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.183    22.582    
                         clock uncertainty           -0.035    22.547    
                         FDCE (Setup_fdce_C_D)        0.047    22.594    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         22.594    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 12.690    

Slack (MET) :             16.773ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck rise@40.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        3.196ns  (logic 1.040ns (32.541%)  route 2.156ns (67.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 42.399 - 40.000 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 22.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
                                                      0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
                         IBUF (Prop_ibuf_I_O)         0.921    20.921 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800    21.721    spi_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101    21.822 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, unplaced)       0.800    22.622    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
                         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    23.103 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]/Q
                         net (fo=6, unplaced)         0.773    23.876    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.287    24.163 f  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_3/O
                         net (fo=1, unplaced)         0.449    24.612    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    24.736 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_2/O
                         net (fo=6, unplaced)         0.934    25.670    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.148    25.818 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_1/O
                         net (fo=1, unplaced)         0.000    25.818    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done
                         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000    40.000    spi_clk_i
                         IBUF (Prop_ibuf_I_O)         0.788    40.788 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    41.548    spi_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    41.639 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, unplaced)       0.760    42.399    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
                         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/C
                         clock pessimism              0.183    42.582    
                         clock uncertainty           -0.035    42.547    
                         FDCE (Setup_fdce_C_D)        0.044    42.591    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         42.591    
                         arrival time                         -25.818    
  -------------------------------------------------------------------
                         slack                                 16.773    

Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.017ns  (logic 4.657ns (23.265%)  route 15.360ns (76.735%))
  Logic Levels:           29  (LUT3=4 LUT5=1 LUT6=23 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 52.399 - 50.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clk_IBUF_BUFG_inst/O
                         net (fo=8995, unplaced)      0.800     2.622    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
                         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.100 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=123, unplaced)       0.846     3.946    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[5][3]
                         LUT3 (Prop_lut3_I0_O)        0.295     4.241 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_16/O
                         net (fo=10, unplaced)        0.492     4.733    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.857 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_42/O
                         net (fo=2, unplaced)         0.460     5.317    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_33/O
                         net (fo=3, unplaced)         0.467     5.908    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/alu_ff_i/p_28_in
                         LUT6 (Prop_lut6_I1_O)        0.124     6.032 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[4]_i_19/O
                         net (fo=4, unplaced)         0.473     6.505    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/alu_ff_i/p_37_in
                         LUT6 (Prop_lut6_I2_O)        0.124     6.629 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[5]_i_20/O
                         net (fo=1, unplaced)         0.449     7.078    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[5]_i_20_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.202 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[5]_i_9/O
                         net (fo=12, unplaced)        0.523     7.725    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/p_48_in
                         MUXF7 (Prop_muxf7_S_O)       0.314     8.039 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[4]_i_7/O
                         net (fo=8, unplaced)         0.490     8.529    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[2]_1
                         LUT6 (Prop_lut6_I3_O)        0.298     8.827 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[2]_i_2/O
                         net (fo=2, unplaced)         0.913     9.740    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[2]
                         LUT3 (Prop_lut3_I0_O)        0.124     9.864 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_42/O
                         net (fo=3, unplaced)         0.467    10.331    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_42_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_12/O
                         net (fo=59, unplaced)        0.535    10.990    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.114 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_69/O
                         net (fo=2, unplaced)         0.913    12.027    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[31]_i_69_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148    12.175 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[29]_i_7/O
                         net (fo=2, unplaced)         0.460    12.635    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[29]_i_7_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.759 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[28]_i_4/O
                         net (fo=2, unplaced)         0.460    13.219    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[28]_0
                         LUT6 (Prop_lut6_I0_O)        0.124    13.343 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][28]_i_33/O
                         net (fo=3, unplaced)         0.920    14.263    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][28]_i_33_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148    14.411 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][3]_i_27/O
                         net (fo=2, unplaced)         0.460    14.871    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][3]_i_27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.995 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][17]_i_55/O
                         net (fo=1, unplaced)         0.449    15.444    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][17]_i_55_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    15.568 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][17]_i_34/O
                         net (fo=1, unplaced)         0.449    16.017    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][17]_i_34_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    16.141 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][17]_i_21/O
                         net (fo=32, unplaced)        0.520    16.661    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[6].mem_reg[6][0]_6
                         LUT6 (Prop_lut6_I2_O)        0.124    16.785 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_15/O
                         net (fo=1, unplaced)         0.449    17.234    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    17.358 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_9/O
                         net (fo=1, unplaced)         0.449    17.807    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    17.931 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_6/O
                         net (fo=2, unplaced)         0.460    18.391    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[6].mem_reg[6][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.515 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][2]_i_3/O
                         net (fo=35, unplaced)        0.522    19.037    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[6].mem_reg[6][2]_0
                         LUT5 (Prop_lut5_I0_O)        0.124    19.161 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_6/O
                         net (fo=3, unplaced)         0.467    19.628    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    19.752 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_12/O
                         net (fo=1, unplaced)         0.449    20.201    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    20.325 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_7/O
                         net (fo=2, unplaced)         0.460    20.785    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[10]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    20.909 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[2]_i_2/O
                         net (fo=2, unplaced)         0.460    21.369    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[2]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    21.493 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[26]_i_5/O
                         net (fo=1, unplaced)         0.449    21.942    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[26]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    22.066 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[26]_i_2/O
                         net (fo=1, unplaced)         0.449    22.515    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[26]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    22.639 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[26]_i_1/O
                         net (fo=3, unplaced)         0.000    22.639    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b[26]
                         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
                         IBUF (Prop_ibuf_I_O)         0.788    50.788 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    51.548    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    51.639 r  clk_IBUF_BUFG_inst/O
                         net (fo=8995, unplaced)      0.760    52.399    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
                         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/C
                         clock pessimism              0.183    52.582    
                         clock uncertainty           -0.035    52.547    
                         FDCE (Setup_fdce_C_D)        0.044    52.591    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]
  -------------------------------------------------------------------
                         required time                         52.591    
                         arrival time                         -22.639    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             47.530ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.773ns (38.631%)  route 1.228ns (61.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 52.399 - 50.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clk_IBUF_BUFG_inst/O
                         net (fo=8995, unplaced)      0.800     2.622    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
                         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.100 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, unplaced)         0.311     3.411    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
                         LUT1 (Prop_lut1_I0_O)        0.295     3.706 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9277, unplaced)      0.917     4.623    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/s_rst_n_reg
                         FDPE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
                         IBUF (Prop_ibuf_I_O)         0.788    50.788 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    51.548    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    51.639 r  clk_IBUF_BUFG_inst/O
                         net (fo=8995, unplaced)      0.760    52.399    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_IBUF_BUFG
                         FDPE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/C
                         clock pessimism              0.183    52.582    
                         clock uncertainty           -0.035    52.547    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    52.153    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]
  -------------------------------------------------------------------
                         required time                         52.153    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 47.530    




