(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (NP (DT a) (JJ flexible) (NML (NN logic) (NN BIST)) (NN scheme)) (SBAR (WHNP (WDT that)) (S (VP (VBZ features) (NP (NP (NP (JJ high) (NN fault) (NN coverage)) (VP (VBN achieved) (PP (IN by) (NP (ADJP (NP (NN fault) (HYPH -) (NN simulation)) (VBN guided)) (NML (NN test) (NN point)) (NN insertion))))) (, ,) (NP (NP (JJ real) (NML (PP (IN at) (HYPH -) (NP (NN speed) (NN test)))) (NN capability)) (PP (IN for) (NP (NP (JJ multi-clock) (NNS designs)) (PP (IN without) (NP (NN clock) (NN frequency) (NN manipulation)))))) (, ,) (CC and) (NP (NP (JJ easy) (JJ physical) (NN implementation)) (PP (IN due) (PP (IN to) (NP (NP (DT the) (NN use)) (PP (IN of) (NP (DT a) (NML (NML (JJ low) (HYPH -) (NN speed)) (NNP SE)) (NN signal))))))))))))) (. .))
(S (NP (NP (NN Application) (NNS results)) (PP (IN of) (NP (NP (DT this) (NN scheme)) (PP (IN to) (NP (NP (CD two)) (VP (ADVP (RB widely)) (VBN used) (S (NP (NNP IP) (NNS cores))))))))) (VP (VBP are) (ADVP (RB also)) (VP (VBN reported))) (. .))
