// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/06/2022 23:47:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Q3 (
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	VGA_R,
	VGA_B,
	VGA_G,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	VGA_HS,
	VGA_VS);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[7:0] VGA_R;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Q3_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~q ;
wire \CLOCK2_50~input_o ;
wire \p1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|cHS_changed~0_combout ;
wire \vga_ins|cHS_changed~q ;
wire \vga_ins|ADDR_repeat_h~0_combout ;
wire \vga_ins|ADDR_repeat_h~1_combout ;
wire \vga_ins|ADDR_repeat_h~q ;
wire \vga_ins|ADDR[0]~17_combout ;
wire \vga_ins|ADDR_repeat_v~0_combout ;
wire \vga_ins|last_ADDR_v[0]~2_combout ;
wire \vga_ins|ADDR_repeat_v~q ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|last_ADDR_v~6_combout ;
wire \vga_ins|ADDR~56_combout ;
wire \vga_ins|always0~1_combout ;
wire \vga_ins|ADDR[8]~50_combout ;
wire \vga_ins|ADDR[0]~18 ;
wire \vga_ins|ADDR[1]~19_combout ;
wire \vga_ins|last_ADDR_v~7_combout ;
wire \vga_ins|ADDR~57_combout ;
wire \vga_ins|ADDR[1]~20 ;
wire \vga_ins|ADDR[2]~21_combout ;
wire \vga_ins|last_ADDR_v~8_combout ;
wire \vga_ins|ADDR~58_combout ;
wire \vga_ins|ADDR[2]~22 ;
wire \vga_ins|ADDR[3]~23_combout ;
wire \vga_ins|last_ADDR_v~9_combout ;
wire \vga_ins|ADDR~59_combout ;
wire \vga_ins|ADDR[3]~24 ;
wire \vga_ins|ADDR[4]~25_combout ;
wire \vga_ins|last_ADDR_v~10_combout ;
wire \vga_ins|ADDR~60_combout ;
wire \vga_ins|ADDR[4]~26 ;
wire \vga_ins|ADDR[5]~27_combout ;
wire \vga_ins|last_ADDR_v~11_combout ;
wire \vga_ins|ADDR~61_combout ;
wire \vga_ins|ADDR[5]~28 ;
wire \vga_ins|ADDR[6]~29_combout ;
wire \vga_ins|last_ADDR_v~12_combout ;
wire \vga_ins|ADDR~62_combout ;
wire \vga_ins|ADDR[6]~30 ;
wire \vga_ins|ADDR[7]~31_combout ;
wire \vga_ins|last_ADDR_v~13_combout ;
wire \vga_ins|ADDR~63_combout ;
wire \vga_ins|ADDR[7]~32 ;
wire \vga_ins|ADDR[8]~33_combout ;
wire \vga_ins|last_ADDR_v~14_combout ;
wire \vga_ins|last_ADDR_v~15_combout ;
wire \vga_ins|ADDR~64_combout ;
wire \vga_ins|ADDR[8]~34 ;
wire \vga_ins|ADDR[9]~35_combout ;
wire \vga_ins|last_ADDR_v~16_combout ;
wire \vga_ins|ADDR~65_combout ;
wire \vga_ins|ADDR[9]~36 ;
wire \vga_ins|ADDR[10]~37_combout ;
wire \vga_ins|last_ADDR_v~17_combout ;
wire \vga_ins|last_ADDR_v~18_combout ;
wire \vga_ins|ADDR~66_combout ;
wire \vga_ins|ADDR[10]~38 ;
wire \vga_ins|ADDR[11]~39_combout ;
wire \vga_ins|last_ADDR_v~19_combout ;
wire \vga_ins|ADDR~67_combout ;
wire \vga_ins|ADDR[11]~40 ;
wire \vga_ins|ADDR[12]~41_combout ;
wire \vga_ins|last_ADDR_v~20_combout ;
wire \vga_ins|ADDR~68_combout ;
wire \vga_ins|ADDR[12]~42 ;
wire \vga_ins|ADDR[13]~43_combout ;
wire \vga_ins|last_ADDR_v~3_combout ;
wire \vga_ins|ADDR~51_combout ;
wire \vga_ins|ADDR[13]~44 ;
wire \vga_ins|ADDR[14]~45_combout ;
wire \vga_ins|last_ADDR_v~5_combout ;
wire \vga_ins|ADDR~55_combout ;
wire \vga_ins|ADDR[14]~46 ;
wire \vga_ins|ADDR[15]~47_combout ;
wire \vga_ins|last_ADDR_v~0_combout ;
wire \vga_ins|last_ADDR_v~1_combout ;
wire \vga_ins|ADDR~49_combout ;
wire \vga_ins|ADDR[15]~48 ;
wire \vga_ins|ADDR[16]~52_combout ;
wire \vga_ins|last_ADDR_v~4_combout ;
wire \vga_ins|ADDR~54_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a73 ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a77 ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a79 ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8_combout ;
wire \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10_combout ;
wire \SW[0]~input_o ;
wire \read_data[0]~0_combout ;
wire \read_data[1]~1_combout ;
wire \read_data[2]~2_combout ;
wire \read_data[3]~3_combout ;
wire \read_data[4]~4_combout ;
wire \read_data[5]~5_combout ;
wire \read_data[6]~6_combout ;
wire \read_data[7]~7_combout ;
wire \read_data[16]~8_combout ;
wire \read_data[17]~9_combout ;
wire \read_data[18]~10_combout ;
wire \read_data[19]~11_combout ;
wire \read_data[20]~12_combout ;
wire \read_data[21]~13_combout ;
wire \read_data[22]~14_combout ;
wire \read_data[23]~15_combout ;
wire \read_data[8]~16_combout ;
wire \read_data[9]~17_combout ;
wire \read_data[10]~18_combout ;
wire \read_data[11]~19_combout ;
wire \read_data[12]~20_combout ;
wire \read_data[13]~21_combout ;
wire \read_data[14]~22_combout ;
wire \read_data[15]~23_combout ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|oVS~q ;
wire [16:0] \vga_ins|ADDR ;
wire [4:0] \p1|altpll_component|auto_generated|wire_pll1_clk ;
wire [23:0] \img_index_inst|altsyncram_component|auto_generated|q_a ;
wire [19:0] \r0|Cont ;
wire [3:0] \img_data_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [23:0] \vga_ins|rgb_data ;
wire [3:0] \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [3:0] \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w ;
wire [3:0] \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w ;
wire [16:0] \vga_ins|last_ADDR_v ;

wire [4:0] \p1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [1:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [1:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [1:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [1:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \p1|altpll_component|auto_generated|wire_pll1_clk [0] = \p1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [1] = \p1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [2] = \p1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [3] = \p1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [4] = \p1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \img_index_inst|altsyncram_component|auto_generated|q_a [0] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [1] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [2] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [3] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [4] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [5] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [6] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [7] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [8] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [9] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [10] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [11] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [12] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [13] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [14] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [15] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [16] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [17] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [18] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [19] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [20] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [21] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [22] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \img_index_inst|altsyncram_component|auto_generated|q_a [23] = \img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a73  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a75  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a77  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a79  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|rgb_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|rgb_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|rgb_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|rgb_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|rgb_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|rgb_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|rgb_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|rgb_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|rgb_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|rgb_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|rgb_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|rgb_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|rgb_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|rgb_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|rgb_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|rgb_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|rgb_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|rgb_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|rgb_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|rgb_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|rgb_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|rgb_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|rgb_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|rgb_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N6
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N7
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N4
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [1] & (\r0|Cont [2] & \r0|Cont [3])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(\r0|Cont [2]),
	.datad(\r0|Cont [3]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N2
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & (\r0|Cont [4] & (\r0|Cont [7] & \r0|Cont [6])))

	.dataa(\r0|Cont [5]),
	.datab(\r0|Cont [4]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Cont [6]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(\r0|Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h5A5F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y42_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(\r0|Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h5A5F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y41_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N30
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [11] & \r0|Cont [10])

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'hCC00;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N28
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [13] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [15])))

	.dataa(\r0|Cont [13]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N12
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Cont [9] & (\r0|Cont [8] & (\r0|Equal0~3_combout  & \r0|Equal0~4_combout )))

	.dataa(\r0|Cont [9]),
	.datab(\r0|Cont [8]),
	.datac(\r0|Equal0~3_combout ),
	.datad(\r0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N10
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~1_combout  & (\r0|Equal0~2_combout  & (\r0|Equal0~0_combout  & \r0|Equal0~5_combout )))

	.dataa(\r0|Equal0~1_combout ),
	.datab(\r0|Equal0~2_combout ),
	.datac(\r0|Equal0~0_combout ),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N1
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r0|Equal0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \p1|altpll_component|auto_generated|pll1 (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK2_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\p1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \p1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \p1|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \p1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \p1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \p1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \p1|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \p1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \p1|altpll_component|auto_generated|pll1 .m = 12;
defparam \p1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .n = 1;
defparam \p1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \p1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \p1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \p1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \p1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \p1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \p1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N7
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N9
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N11
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [0] & (\vga_ins|LTM_ins|h_cnt [1] & \vga_ins|LTM_ins|h_cnt [2]))

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(\vga_ins|LTM_ins|h_cnt [1]),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|h_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N13
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N15
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N19
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N21
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~0_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Add1~16_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N3
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N29
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|h_cnt [3] & \vga_ins|LTM_ins|h_cnt [9])))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(\vga_ins|LTM_ins|h_cnt [3]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N5
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|h_cnt [10] $ (!\vga_ins|LTM_ins|Add1~19 )

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hA5A5;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N27
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|h_cnt [7] & !\vga_ins|LTM_ins|h_cnt [10])))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [7]),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~0_combout  & (\vga_ins|LTM_ins|Equal0~2_combout  & \vga_ins|LTM_ins|Equal0~1_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N1
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N5
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|Add0~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N29
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N11
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N13
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N15
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N17
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N19
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [8]),
	.datab(\vga_ins|LTM_ins|v_cnt [6]),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|v_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0011;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [5] & (\vga_ins|LTM_ins|LessThan5~0_combout  & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0010;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|Add0~6_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h4C4C;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N27
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [9] & \vga_ins|LTM_ins|v_cnt [2])))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h2000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|v_cnt [9] $ (\vga_ins|LTM_ins|Add0~17 )

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h5A5A;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N31
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [9]) # ((\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [2]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N31
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (!\vga_ins|LTM_ins|v_cnt [9] & (\vga_ins|LTM_ins|LessThan5~0_combout  & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datac(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h4050;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [6]) # ((\vga_ins|LTM_ins|h_cnt [4]) # (\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFC;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [8]))) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|h_cnt [8]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h766E;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|Equal1~0_combout ))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h5755;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (!\vga_ins|LTM_ins|LessThan5~2_combout  & (\vga_ins|LTM_ins|cDEN~2_combout  & (\vga_ins|LTM_ins|cDEN~0_combout  & !\vga_ins|LTM_ins|h_cnt [10])))

	.dataa(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datab(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datac(\vga_ins|LTM_ins|cDEN~0_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0040;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N19
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|h_cnt [9] & ((!\vga_ins|LTM_ins|h_cnt [6]) # (!\vga_ins|LTM_ins|h_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0103;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = (\vga_ins|LTM_ins|h_cnt [7]) # ((\vga_ins|LTM_ins|h_cnt [10]) # (!\vga_ins|LTM_ins|LessThan0~0_combout ))

	.dataa(\vga_ins|LTM_ins|h_cnt [7]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFAF;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N29
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N0
cycloneive_lcell_comb \vga_ins|cHS_changed~0 (
// Equation(s):
// \vga_ins|cHS_changed~0_combout  = (\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|cHS_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|cHS_changed~0 .lut_mask = 16'h00AA;
defparam \vga_ins|cHS_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N25
dffeas \vga_ins|cHS_changed (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|cHS_changed~0_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|cHS_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|cHS_changed .is_wysiwyg = "true";
defparam \vga_ins|cHS_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N30
cycloneive_lcell_comb \vga_ins|ADDR_repeat_h~0 (
// Equation(s):
// \vga_ins|ADDR_repeat_h~0_combout  = (\vga_ins|cHS_changed~q ) # (!\vga_ins|LTM_ins|blank_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|blank_n~q ),
	.datad(\vga_ins|cHS_changed~q ),
	.cin(gnd),
	.combout(\vga_ins|ADDR_repeat_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR_repeat_h~0 .lut_mask = 16'hFF0F;
defparam \vga_ins|ADDR_repeat_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N8
cycloneive_lcell_comb \vga_ins|ADDR_repeat_h~1 (
// Equation(s):
// \vga_ins|ADDR_repeat_h~1_combout  = (\vga_ins|LTM_ins|HS~q  & ((\vga_ins|ADDR_repeat_h~q  $ (!\vga_ins|ADDR_repeat_h~0_combout )))) # (!\vga_ins|LTM_ins|HS~q  & (\vga_ins|LTM_ins|VS~q  & (\vga_ins|ADDR_repeat_h~q )))

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(\vga_ins|ADDR_repeat_h~q ),
	.datac(\vga_ins|ADDR_repeat_h~0_combout ),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|ADDR_repeat_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR_repeat_h~1 .lut_mask = 16'hC388;
defparam \vga_ins|ADDR_repeat_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N9
dffeas \vga_ins|ADDR_repeat_h (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR_repeat_h~1_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_repeat_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_repeat_h .is_wysiwyg = "true";
defparam \vga_ins|ADDR_repeat_h .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N16
cycloneive_lcell_comb \vga_ins|ADDR[0]~17 (
// Equation(s):
// \vga_ins|ADDR[0]~17_combout  = (\vga_ins|ADDR_repeat_h~q  & (\vga_ins|ADDR [0] $ (VCC))) # (!\vga_ins|ADDR_repeat_h~q  & (\vga_ins|ADDR [0] & VCC))
// \vga_ins|ADDR[0]~18  = CARRY((\vga_ins|ADDR_repeat_h~q  & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|ADDR_repeat_h~q ),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~17_combout ),
	.cout(\vga_ins|ADDR[0]~18 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~17 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N4
cycloneive_lcell_comb \vga_ins|ADDR_repeat_v~0 (
// Equation(s):
// \vga_ins|ADDR_repeat_v~0_combout  = (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|LTM_ins|VS~q ) # (\vga_ins|LTM_ins|HS~q )))

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(\vga_ins|LTM_ins|HS~q ),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|ADDR_repeat_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR_repeat_v~0 .lut_mask = 16'h0E0E;
defparam \vga_ins|ADDR_repeat_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N28
cycloneive_lcell_comb \vga_ins|last_ADDR_v[0]~2 (
// Equation(s):
// \vga_ins|last_ADDR_v[0]~2_combout  = (\vga_ins|LTM_ins|HS~q  & ((\vga_ins|cHS_changed~q ))) # (!\vga_ins|LTM_ins|HS~q  & (!\vga_ins|LTM_ins|VS~q ))

	.dataa(\vga_ins|LTM_ins|HS~q ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(\vga_ins|cHS_changed~q ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[0]~2 .lut_mask = 16'hAF05;
defparam \vga_ins|last_ADDR_v[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N5
dffeas \vga_ins|ADDR_repeat_v (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR_repeat_v~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_repeat_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_repeat_v .is_wysiwyg = "true";
defparam \vga_ins|ADDR_repeat_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h0505;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N6
cycloneive_lcell_comb \vga_ins|last_ADDR_v~6 (
// Equation(s):
// \vga_ins|last_ADDR_v~6_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [0])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [0])))))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [0]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~6 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N7
dffeas \vga_ins|last_ADDR_v[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[0] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N8
cycloneive_lcell_comb \vga_ins|ADDR~56 (
// Equation(s):
// \vga_ins|ADDR~56_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [0]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [0]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v [0]),
	.datad(\vga_ins|ADDR [0]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~56 .lut_mask = 16'hFA50;
defparam \vga_ins|ADDR~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N6
cycloneive_lcell_comb \vga_ins|always0~1 (
// Equation(s):
// \vga_ins|always0~1_combout  = (\vga_ins|LTM_ins|HS~q  & \vga_ins|cHS_changed~q )

	.dataa(\vga_ins|LTM_ins|HS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|cHS_changed~q ),
	.cin(gnd),
	.combout(\vga_ins|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~1 .lut_mask = 16'hAA00;
defparam \vga_ins|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N0
cycloneive_lcell_comb \vga_ins|ADDR[8]~50 (
// Equation(s):
// \vga_ins|ADDR[8]~50_combout  = (\vga_ins|LTM_ins|HS~q  & ((\vga_ins|LTM_ins|blank_n~q ) # ((\vga_ins|cHS_changed~q )))) # (!\vga_ins|LTM_ins|HS~q  & (((!\vga_ins|LTM_ins|VS~q ))))

	.dataa(\vga_ins|LTM_ins|HS~q ),
	.datab(\vga_ins|LTM_ins|blank_n~q ),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(\vga_ins|cHS_changed~q ),
	.cin(gnd),
	.combout(\vga_ins|ADDR[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[8]~50 .lut_mask = 16'hAF8D;
defparam \vga_ins|ADDR[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N17
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~17_combout ),
	.asdata(\vga_ins|ADDR~56_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N18
cycloneive_lcell_comb \vga_ins|ADDR[1]~19 (
// Equation(s):
// \vga_ins|ADDR[1]~19_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~18 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~18 ) # (GND)))
// \vga_ins|ADDR[1]~20  = CARRY((!\vga_ins|ADDR[0]~18 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~18 ),
	.combout(\vga_ins|ADDR[1]~19_combout ),
	.cout(\vga_ins|ADDR[1]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~19 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N24
cycloneive_lcell_comb \vga_ins|last_ADDR_v~7 (
// Equation(s):
// \vga_ins|last_ADDR_v~7_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [1])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [1])))))

	.dataa(\vga_ins|ADDR [1]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [1]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~7 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N25
dffeas \vga_ins|last_ADDR_v[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~7_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[1] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N2
cycloneive_lcell_comb \vga_ins|ADDR~57 (
// Equation(s):
// \vga_ins|ADDR~57_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [1]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [1]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|last_ADDR_v [1]),
	.datac(gnd),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~57 .lut_mask = 16'hEE44;
defparam \vga_ins|ADDR~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N19
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~19_combout ),
	.asdata(\vga_ins|ADDR~57_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N20
cycloneive_lcell_comb \vga_ins|ADDR[2]~21 (
// Equation(s):
// \vga_ins|ADDR[2]~21_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~20  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~20  & VCC))
// \vga_ins|ADDR[2]~22  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~20 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~20 ),
	.combout(\vga_ins|ADDR[2]~21_combout ),
	.cout(\vga_ins|ADDR[2]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~21 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N14
cycloneive_lcell_comb \vga_ins|last_ADDR_v~8 (
// Equation(s):
// \vga_ins|last_ADDR_v~8_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [2])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [2])))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [2]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~8 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N15
dffeas \vga_ins|last_ADDR_v[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[2] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N12
cycloneive_lcell_comb \vga_ins|ADDR~58 (
// Equation(s):
// \vga_ins|ADDR~58_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [2])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [2])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(\vga_ins|last_ADDR_v [2]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~58 .lut_mask = 16'hDD88;
defparam \vga_ins|ADDR~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N21
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~21_combout ),
	.asdata(\vga_ins|ADDR~58_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N22
cycloneive_lcell_comb \vga_ins|ADDR[3]~23 (
// Equation(s):
// \vga_ins|ADDR[3]~23_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~22 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~22 ) # (GND)))
// \vga_ins|ADDR[3]~24  = CARRY((!\vga_ins|ADDR[2]~22 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~22 ),
	.combout(\vga_ins|ADDR[3]~23_combout ),
	.cout(\vga_ins|ADDR[3]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~23 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N0
cycloneive_lcell_comb \vga_ins|last_ADDR_v~9 (
// Equation(s):
// \vga_ins|last_ADDR_v~9_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [3])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [3])))))

	.dataa(\vga_ins|ADDR [3]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [3]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~9 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N1
dffeas \vga_ins|last_ADDR_v[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~9_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[3] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N14
cycloneive_lcell_comb \vga_ins|ADDR~59 (
// Equation(s):
// \vga_ins|ADDR~59_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [3])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [3])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(\vga_ins|last_ADDR_v [3]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~59 .lut_mask = 16'hDD88;
defparam \vga_ins|ADDR~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N23
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~23_combout ),
	.asdata(\vga_ins|ADDR~59_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N24
cycloneive_lcell_comb \vga_ins|ADDR[4]~25 (
// Equation(s):
// \vga_ins|ADDR[4]~25_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~24  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~24  & VCC))
// \vga_ins|ADDR[4]~26  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~24 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~24 ),
	.combout(\vga_ins|ADDR[4]~25_combout ),
	.cout(\vga_ins|ADDR[4]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~25 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N18
cycloneive_lcell_comb \vga_ins|last_ADDR_v~10 (
// Equation(s):
// \vga_ins|last_ADDR_v~10_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [4])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [4])))))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [4]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~10 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N19
dffeas \vga_ins|last_ADDR_v[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[4] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N4
cycloneive_lcell_comb \vga_ins|ADDR~60 (
// Equation(s):
// \vga_ins|ADDR~60_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [4]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [4]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v [4]),
	.datad(\vga_ins|ADDR [4]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~60 .lut_mask = 16'hFA50;
defparam \vga_ins|ADDR~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N25
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~25_combout ),
	.asdata(\vga_ins|ADDR~60_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N26
cycloneive_lcell_comb \vga_ins|ADDR[5]~27 (
// Equation(s):
// \vga_ins|ADDR[5]~27_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~26 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~26 ) # (GND)))
// \vga_ins|ADDR[5]~28  = CARRY((!\vga_ins|ADDR[4]~26 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~26 ),
	.combout(\vga_ins|ADDR[5]~27_combout ),
	.cout(\vga_ins|ADDR[5]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~27 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N28
cycloneive_lcell_comb \vga_ins|last_ADDR_v~11 (
// Equation(s):
// \vga_ins|last_ADDR_v~11_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [5])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [5])))))

	.dataa(\vga_ins|ADDR [5]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [5]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~11 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N29
dffeas \vga_ins|last_ADDR_v[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~11_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[5] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N6
cycloneive_lcell_comb \vga_ins|ADDR~61 (
// Equation(s):
// \vga_ins|ADDR~61_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [5])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [5])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(\vga_ins|last_ADDR_v [5]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~61 .lut_mask = 16'hDD88;
defparam \vga_ins|ADDR~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N27
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~27_combout ),
	.asdata(\vga_ins|ADDR~61_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N28
cycloneive_lcell_comb \vga_ins|ADDR[6]~29 (
// Equation(s):
// \vga_ins|ADDR[6]~29_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~28  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~28  & VCC))
// \vga_ins|ADDR[6]~30  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~28 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~28 ),
	.combout(\vga_ins|ADDR[6]~29_combout ),
	.cout(\vga_ins|ADDR[6]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~29 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N30
cycloneive_lcell_comb \vga_ins|last_ADDR_v~12 (
// Equation(s):
// \vga_ins|last_ADDR_v~12_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [6])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [6])))))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|ADDR [6]),
	.datac(\vga_ins|last_ADDR_v [6]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~12 .lut_mask = 16'h00D8;
defparam \vga_ins|last_ADDR_v~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N31
dffeas \vga_ins|last_ADDR_v[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[6] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N0
cycloneive_lcell_comb \vga_ins|ADDR~62 (
// Equation(s):
// \vga_ins|ADDR~62_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [6]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [6]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v [6]),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~62 .lut_mask = 16'hFA50;
defparam \vga_ins|ADDR~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N29
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~29_combout ),
	.asdata(\vga_ins|ADDR~62_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N30
cycloneive_lcell_comb \vga_ins|ADDR[7]~31 (
// Equation(s):
// \vga_ins|ADDR[7]~31_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~30 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~30 ) # (GND)))
// \vga_ins|ADDR[7]~32  = CARRY((!\vga_ins|ADDR[6]~30 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~30 ),
	.combout(\vga_ins|ADDR[7]~31_combout ),
	.cout(\vga_ins|ADDR[7]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~31 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N2
cycloneive_lcell_comb \vga_ins|last_ADDR_v~13 (
// Equation(s):
// \vga_ins|last_ADDR_v~13_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [7])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [7])))))

	.dataa(\vga_ins|ADDR [7]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [7]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~13 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N3
dffeas \vga_ins|last_ADDR_v[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~13_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[7] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N10
cycloneive_lcell_comb \vga_ins|ADDR~63 (
// Equation(s):
// \vga_ins|ADDR~63_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [7])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [7])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(\vga_ins|last_ADDR_v [7]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~63 .lut_mask = 16'hDD88;
defparam \vga_ins|ADDR~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y44_N31
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~31_combout ),
	.asdata(\vga_ins|ADDR~63_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N0
cycloneive_lcell_comb \vga_ins|ADDR[8]~33 (
// Equation(s):
// \vga_ins|ADDR[8]~33_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~32  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~32  & VCC))
// \vga_ins|ADDR[8]~34  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~32 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~32 ),
	.combout(\vga_ins|ADDR[8]~33_combout ),
	.cout(\vga_ins|ADDR[8]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~33 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N26
cycloneive_lcell_comb \vga_ins|last_ADDR_v~14 (
// Equation(s):
// \vga_ins|last_ADDR_v~14_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [8]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [8]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v [8]),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~14 .lut_mask = 16'hFA50;
defparam \vga_ins|last_ADDR_v~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N22
cycloneive_lcell_comb \vga_ins|last_ADDR_v~15 (
// Equation(s):
// \vga_ins|last_ADDR_v~15_combout  = (\vga_ins|last_ADDR_v~14_combout  & ((\vga_ins|LTM_ins|VS~q ) # (\vga_ins|LTM_ins|HS~q )))

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v~14_combout ),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~15 .lut_mask = 16'hF0A0;
defparam \vga_ins|last_ADDR_v~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y43_N23
dffeas \vga_ins|last_ADDR_v[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~15_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[8] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N12
cycloneive_lcell_comb \vga_ins|ADDR~64 (
// Equation(s):
// \vga_ins|ADDR~64_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [8]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [8]))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|last_ADDR_v [8]),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~64 .lut_mask = 16'hFA50;
defparam \vga_ins|ADDR~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N1
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~33_combout ),
	.asdata(\vga_ins|ADDR~64_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N2
cycloneive_lcell_comb \vga_ins|ADDR[9]~35 (
// Equation(s):
// \vga_ins|ADDR[9]~35_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~34 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~34 ) # (GND)))
// \vga_ins|ADDR[9]~36  = CARRY((!\vga_ins|ADDR[8]~34 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~34 ),
	.combout(\vga_ins|ADDR[9]~35_combout ),
	.cout(\vga_ins|ADDR[9]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~35 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N12
cycloneive_lcell_comb \vga_ins|last_ADDR_v~16 (
// Equation(s):
// \vga_ins|last_ADDR_v~16_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [9])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [9])))))

	.dataa(\vga_ins|ADDR [9]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [9]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~16 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N13
dffeas \vga_ins|last_ADDR_v[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[9] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N20
cycloneive_lcell_comb \vga_ins|ADDR~65 (
// Equation(s):
// \vga_ins|ADDR~65_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [9]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [9]))

	.dataa(gnd),
	.datab(\vga_ins|last_ADDR_v [9]),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(\vga_ins|ADDR [9]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~65 .lut_mask = 16'hFC0C;
defparam \vga_ins|ADDR~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N3
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~35_combout ),
	.asdata(\vga_ins|ADDR~65_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N4
cycloneive_lcell_comb \vga_ins|ADDR[10]~37 (
// Equation(s):
// \vga_ins|ADDR[10]~37_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~36  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~36  & VCC))
// \vga_ins|ADDR[10]~38  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~36 ))

	.dataa(\vga_ins|ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~36 ),
	.combout(\vga_ins|ADDR[10]~37_combout ),
	.cout(\vga_ins|ADDR[10]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~37 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N20
cycloneive_lcell_comb \vga_ins|last_ADDR_v~17 (
// Equation(s):
// \vga_ins|last_ADDR_v~17_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [10])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [10])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|last_ADDR_v [10]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~17 .lut_mask = 16'hF5A0;
defparam \vga_ins|last_ADDR_v~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N10
cycloneive_lcell_comb \vga_ins|last_ADDR_v~18 (
// Equation(s):
// \vga_ins|last_ADDR_v~18_combout  = (\vga_ins|last_ADDR_v~17_combout  & ((\vga_ins|LTM_ins|HS~q ) # (\vga_ins|LTM_ins|VS~q )))

	.dataa(\vga_ins|LTM_ins|HS~q ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(\vga_ins|last_ADDR_v~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~18 .lut_mask = 16'hFA00;
defparam \vga_ins|last_ADDR_v~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y43_N11
dffeas \vga_ins|last_ADDR_v[10] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~18_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[10] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N8
cycloneive_lcell_comb \vga_ins|ADDR~66 (
// Equation(s):
// \vga_ins|ADDR~66_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [10])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [10])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|last_ADDR_v [10]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~66 .lut_mask = 16'hF5A0;
defparam \vga_ins|ADDR~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N5
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~37_combout ),
	.asdata(\vga_ins|ADDR~66_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N6
cycloneive_lcell_comb \vga_ins|ADDR[11]~39 (
// Equation(s):
// \vga_ins|ADDR[11]~39_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~38 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~38 ) # (GND)))
// \vga_ins|ADDR[11]~40  = CARRY((!\vga_ins|ADDR[10]~38 ) # (!\vga_ins|ADDR [11]))

	.dataa(\vga_ins|ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~38 ),
	.combout(\vga_ins|ADDR[11]~39_combout ),
	.cout(\vga_ins|ADDR[11]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~39 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N22
cycloneive_lcell_comb \vga_ins|last_ADDR_v~19 (
// Equation(s):
// \vga_ins|last_ADDR_v~19_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [11])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [11])))))

	.dataa(\vga_ins|ADDR [11]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [11]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~19 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N23
dffeas \vga_ins|last_ADDR_v[11] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[11] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N16
cycloneive_lcell_comb \vga_ins|ADDR~67 (
// Equation(s):
// \vga_ins|ADDR~67_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [11]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [11]),
	.datad(\vga_ins|ADDR [11]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~67 .lut_mask = 16'hFC30;
defparam \vga_ins|ADDR~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N7
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~39_combout ),
	.asdata(\vga_ins|ADDR~67_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N8
cycloneive_lcell_comb \vga_ins|ADDR[12]~41 (
// Equation(s):
// \vga_ins|ADDR[12]~41_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~40  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~40  & VCC))
// \vga_ins|ADDR[12]~42  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~40 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~40 ),
	.combout(\vga_ins|ADDR[12]~41_combout ),
	.cout(\vga_ins|ADDR[12]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~41 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N30
cycloneive_lcell_comb \vga_ins|last_ADDR_v~20 (
// Equation(s):
// \vga_ins|last_ADDR_v~20_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [12])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [12])))))

	.dataa(\vga_ins|ADDR [12]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [12]),
	.datad(\vga_ins|always0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~20 .lut_mask = 16'h00B8;
defparam \vga_ins|last_ADDR_v~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N31
dffeas \vga_ins|last_ADDR_v[12] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|last_ADDR_v~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[12] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N22
cycloneive_lcell_comb \vga_ins|ADDR~68 (
// Equation(s):
// \vga_ins|ADDR~68_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [12])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [12])))

	.dataa(\vga_ins|ADDR_repeat_v~q ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|last_ADDR_v [12]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~68 .lut_mask = 16'hF5A0;
defparam \vga_ins|ADDR~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N9
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~41_combout ),
	.asdata(\vga_ins|ADDR~68_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N10
cycloneive_lcell_comb \vga_ins|ADDR[13]~43 (
// Equation(s):
// \vga_ins|ADDR[13]~43_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~42 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~42 ) # (GND)))
// \vga_ins|ADDR[13]~44  = CARRY((!\vga_ins|ADDR[12]~42 ) # (!\vga_ins|ADDR [13]))

	.dataa(\vga_ins|ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~42 ),
	.combout(\vga_ins|ADDR[13]~43_combout ),
	.cout(\vga_ins|ADDR[13]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~43 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N28
cycloneive_lcell_comb \vga_ins|last_ADDR_v~3 (
// Equation(s):
// \vga_ins|last_ADDR_v~3_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [13])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [13])))))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|always0~0_combout ),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(\vga_ins|last_ADDR_v [13]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~3 .lut_mask = 16'h2320;
defparam \vga_ins|last_ADDR_v~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N17
dffeas \vga_ins|last_ADDR_v[13] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|last_ADDR_v~3_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[13] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N26
cycloneive_lcell_comb \vga_ins|ADDR~51 (
// Equation(s):
// \vga_ins|ADDR~51_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [13]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [13]))

	.dataa(gnd),
	.datab(\vga_ins|last_ADDR_v [13]),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~51 .lut_mask = 16'hFC0C;
defparam \vga_ins|ADDR~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N11
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~43_combout ),
	.asdata(\vga_ins|ADDR~51_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N12
cycloneive_lcell_comb \vga_ins|ADDR[14]~45 (
// Equation(s):
// \vga_ins|ADDR[14]~45_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~44  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~44  & VCC))
// \vga_ins|ADDR[14]~46  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~44 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~44 ),
	.combout(\vga_ins|ADDR[14]~45_combout ),
	.cout(\vga_ins|ADDR[14]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~45 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N22
cycloneive_lcell_comb \vga_ins|last_ADDR_v~5 (
// Equation(s):
// \vga_ins|last_ADDR_v~5_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [14]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [14]))))

	.dataa(\vga_ins|always0~0_combout ),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(\vga_ins|last_ADDR_v [14]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~5 .lut_mask = 16'h5410;
defparam \vga_ins|last_ADDR_v~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N25
dffeas \vga_ins|last_ADDR_v[14] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|last_ADDR_v~5_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[14] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N18
cycloneive_lcell_comb \vga_ins|ADDR~55 (
// Equation(s):
// \vga_ins|ADDR~55_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [14]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [14]))

	.dataa(\vga_ins|last_ADDR_v [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~55 .lut_mask = 16'hFA0A;
defparam \vga_ins|ADDR~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N13
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~45_combout ),
	.asdata(\vga_ins|ADDR~55_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N14
cycloneive_lcell_comb \vga_ins|ADDR[15]~47 (
// Equation(s):
// \vga_ins|ADDR[15]~47_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~46 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~46 ) # (GND)))
// \vga_ins|ADDR[15]~48  = CARRY((!\vga_ins|ADDR[14]~46 ) # (!\vga_ins|ADDR [15]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~46 ),
	.combout(\vga_ins|ADDR[15]~47_combout ),
	.cout(\vga_ins|ADDR[15]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~47 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N18
cycloneive_lcell_comb \vga_ins|last_ADDR_v~0 (
// Equation(s):
// \vga_ins|last_ADDR_v~0_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [15]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [15]))

	.dataa(\vga_ins|last_ADDR_v [15]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(gnd),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~0 .lut_mask = 16'hEE22;
defparam \vga_ins|last_ADDR_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N0
cycloneive_lcell_comb \vga_ins|last_ADDR_v~1 (
// Equation(s):
// \vga_ins|last_ADDR_v~1_combout  = (\vga_ins|last_ADDR_v~0_combout  & ((\vga_ins|LTM_ins|VS~q ) # (\vga_ins|LTM_ins|HS~q )))

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(\vga_ins|last_ADDR_v~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~1 .lut_mask = 16'hFA00;
defparam \vga_ins|last_ADDR_v~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N23
dffeas \vga_ins|last_ADDR_v[15] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|last_ADDR_v~1_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[15] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \vga_ins|ADDR~49 (
// Equation(s):
// \vga_ins|ADDR~49_combout  = (\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|ADDR [15]))) # (!\vga_ins|ADDR_repeat_v~q  & (\vga_ins|last_ADDR_v [15]))

	.dataa(\vga_ins|last_ADDR_v [15]),
	.datab(\vga_ins|ADDR_repeat_v~q ),
	.datac(gnd),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|ADDR~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~49 .lut_mask = 16'hEE22;
defparam \vga_ins|ADDR~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N15
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~47_combout ),
	.asdata(\vga_ins|ADDR~49_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N13
dffeas \img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N16
cycloneive_lcell_comb \vga_ins|ADDR[16]~52 (
// Equation(s):
// \vga_ins|ADDR[16]~52_combout  = \vga_ins|ADDR [16] $ (!\vga_ins|ADDR[15]~48 )

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|ADDR[15]~48 ),
	.combout(\vga_ins|ADDR[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[16]~52 .lut_mask = 16'hA5A5;
defparam \vga_ins|ADDR[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N30
cycloneive_lcell_comb \vga_ins|last_ADDR_v~4 (
// Equation(s):
// \vga_ins|last_ADDR_v~4_combout  = (!\vga_ins|always0~0_combout  & ((\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [16])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [16])))))

	.dataa(\vga_ins|ADDR [16]),
	.datab(\vga_ins|always0~0_combout ),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(\vga_ins|last_ADDR_v [16]),
	.cin(gnd),
	.combout(\vga_ins|last_ADDR_v~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|last_ADDR_v~4 .lut_mask = 16'h2320;
defparam \vga_ins|last_ADDR_v~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N1
dffeas \vga_ins|last_ADDR_v[16] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|last_ADDR_v~4_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ins|last_ADDR_v[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|last_ADDR_v [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|last_ADDR_v[16] .is_wysiwyg = "true";
defparam \vga_ins|last_ADDR_v[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N24
cycloneive_lcell_comb \vga_ins|ADDR~54 (
// Equation(s):
// \vga_ins|ADDR~54_combout  = (\vga_ins|ADDR_repeat_v~q  & (\vga_ins|ADDR [16])) # (!\vga_ins|ADDR_repeat_v~q  & ((\vga_ins|last_ADDR_v [16])))

	.dataa(\vga_ins|ADDR [16]),
	.datab(\vga_ins|last_ADDR_v [16]),
	.datac(\vga_ins|ADDR_repeat_v~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|ADDR~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR~54 .lut_mask = 16'hACAC;
defparam \vga_ins|ADDR~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N17
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~52_combout ),
	.asdata(\vga_ins|ADDR~54_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(\vga_ins|always0~1_combout ),
	.ena(\vga_ins|ADDR[8]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N17
dffeas \img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N31
dffeas \img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  = (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(gnd),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 .lut_mask = 16'h1100;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N11
dffeas \img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout  = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .lut_mask = 16'h0008;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hBB5B6D76EA53AA04B4D500828BB6D6FAFFFFFFFFBFFFBF7FD4BA2EA529501353B884CB4804511BED55AC969955BC80000310000800080015FFFFFFFFFFF6EAEB7FEFFBFADFEFE53442FB34B222000C20A8812000240000000000020000000000FFFFFFFFFFBFFFFFDDBDEF5DF4FDBFE9ED0A935DD8A6208000000000000002000002402000001070FFFFFFFFFFFFFFDFF7FFBFEA5F4AEA9F56E56DA22240802A40000000420000001050A8844A080117FFFFFFFFFFFFDDFF7EEEFEFDB4FF176DBB9ABAFD8809000000800800000004000002820200800000FFFFFFFFFF7EFFBFDDBBD9C25B21F8B2CEEF4F2B7340104000001231A48000000000000000000200;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFF7FBFFFFFFFD77FF7EFDA0DC074D7539F2D58C14D49090240363EF5A48802404001008108000D7FF6FBFFBE56EA7FEEDF7EEAF3768200AA6091440022A4B4D508000A7DFDF9011489A45424009007DAA9ADDEE5AABFFFFFFFFBB55D595970810000000000000000000000015FFE80000000100014024D6FE65B6FBF7FFFFFFFFEDFBFA284E20D584000040000000000004000001000000000000000802000955B7EBEF7FFFFFFFFFFFED45D7B1DD2C2000841000000004402800200100040808048080000000A46E5BBD7FFFFFFBFFFFFF7ABA5C4E40928940000106C480800843B290EC88A18A340029100000003AB3A4C2AAAFBFBFFFFFFFE5C2A7B0AA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h1020BAA2000049AD5B21A24FDAC5BDFD7E6EAB2BD96A120045175B6D4D56FFFFFFFFA35A7A900A10A887520889000005CD7C86A87FFFD7C7DBFA6DFAEFBFE4C06FFAA9FAA2BFFFFFFFD5FCA582AAE4A50259AA6754D220003FF5682FFB32ACFFFF3EFFDFFDFEEF9FBA9D7F0F5A4DFFFFED78635A7F471112696A559CD6688000043F77FF5D87359B66B79F6DDBE68F5DC7F7A5F5F5357FFE26A6CCA501F04C410514AA7329452A400004D9DE375ECA1100C2E26DB327FD5E2D6DFE1B0EFFFFFFF75132DAD64FB13CB2EF568EC490413401100DD2D934B33026AA2C0B0D6D48FD2434514A6FFFFFFA9AAE9D6529B28C828C10A8733243150AD4800012E95C1546;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hDA10028000000208D282C8AFDFFBFEFF6B556218545D5379536F1598C918A0A00232488C12F196648280880CA04412200909055555DFFFFDE52A59E78B26890D2C80AA5714545A02AC8903500408BA124008002004008004A7F4BBFFF7FFFFF7EECDB628609176F6D37F45A0A3A2A0A49242B4029062107C52212201012A2488A917FFFFFFFFF6CBB3B4DA951E6A095B6AC4BA5B5C5015522934893C0A094004FC80084848000022FCFFFFFFFFFFFFBCEEDB155AE1DBF76FFD7B55A4A2AD504DA8816641A0A0242008FAC0000080E142FFFDEEDEFFFFFFFF6B6DEF6DFD2C18BDF7DFFAFA9D92A522145414A4080080000087FFD904140440FEEFFFF7FFFFFDA9;
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .lut_mask = 16'h0002;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hF7FF6B6F57DFFFFF01088228908011325A66FDFFFEF7E5AB74FFFFBEDF9A977DFD7DFBFFFFFFFFFF7ED6BEB5FAF5755F0000100000128449251BB7B7FFFFFEC88BBDBECB20EF75A657EB6FD7BBEBADB7EBBBEBDF5F6FDFF5000000420200111492AA4A5DFFBFFFF657E6EFF5FF52AEDBA95EDABAEEDEFADDBEEED6FDF5FDEDDF00000000400000424855A9A6996AFFFFFEB9577F55BDD56ADEABB5DF5B6B4F776BDB7D57DFD7777F000000000890801001001410E69557FFEB4FBFEAFEEF7AB563755F6BF5B5B9AADD75D7FD777FFFF500000000000009011414414A116ADBA054F053FD97FAAFDEBDAEF2B4AEDAD6DF77DFBDAFFFF6ADDF0000000000020000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h004110008A15244A890FACFF6A2FF377D6D7AFFFD56F6B6BEEB6F77BFFFFFD7F0200000000002004200002AA20804914225057FAD5E81CEAFFFFFF5B7FBBBFFDBBFFFFFFFFFFFBD50000200000000000010248004452A4A15484805F6A17E7156EC7FDFFEDD6EEBFFFFFFFFFFFFFFFFF0000000000000000001000091104120A01512B3794E818EAFDFDFFEEDB6B35EFFFFFFFDEEADFFFFF10000000000000000000008000414150D40A54DAEB17E72915FDB57DB6FDDADDABFFEFFFFFFFFF7F000200000000000000004000020808090940810FD4E81896E74A4B8ADB966F6AFF7FFFFFFFFFFFD5010010400000000000000408400222A4422A2CD5FB37E7E1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h18B5B4754C6BB9BFADEEFFFFFFFFF6FF200800000040000000000000081000012955522B7DC9181EEF5A4B8AB3B4D6EAFFDBFFFFFFFFFFDA0000408100001000000000108080841000008995FF7EEFE311A5B4755D5B6B57B6BD55DBFFDFED77091000080101000000000000000001029555246A5FA31018EE7AEB8AAAEDBDFADDE6EF6F6F7B7FDD20020800401000810400000000042048200293057EDEFB46118D557DD756D6AF775BB5BAF5D6D6B7002001220400000000000000092008028ED854B117F104B14A53BFF77DFFFFFDDAB55AA59EAB5BEA090490000081110400000000240081201127AB4A5DEEF94CA52CD4AFEFFFFFFFFFEEEEDA6B75B65F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h400004082008000020200004800000094088002527FB0691084127527FFFFFFB6AD3296FD49A49A9124920810420201002000020000004000A2025108AFCF86C5514882909CB5A94CF2CD7902B65B756800000200100090100000480000000400002804425F70692A2AA2284542AA56B30D348FFD49A48B94444120A48048020100010000000080220540A92923EE94810009522A2905204CE2C37000B65B746111140800020000200010020000000000200504949FF12A28AAA4089114A88AA214388DFF49248B90000042092894900400800000000000448920204101BE808400014544425255154A86620096DB746AAAA510A000000240000080000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hA280;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N30
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout  = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .lut_mask = 16'h0004;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hDFFFBB7B56F3EEFBFF352F6B622CDA888218C0522000002002000EB7F6A0800A4DBAD57FFFFFFFFFFFFFFFEFFF5FF2DFDDFFDCB5555324675923190000000800000100001495AEA0B6D7BFDBFFFFFFFBFFFFFDFEF77FFFF7FFDDF756AAA893106688440010000000000000000000000BDB7D557FBFFFFFFFFFFFFFFFFEFFFFBEFAFFFFFFFFFFFCDF1957B0910200000004140000028000406DD6FFD5FBFFFFFFFFFFFFFFFFFFFFD7AFFFFFFFFFFFFFF7EEA85ECD50A29448804040010008A492B6BB557F6ED6ED7FFFBFFFFFFFFFFF75FFFFFFFFFFFFFFFF7355A132A91825249800002024000000DD4DEA95DB7B7FFFFFFFFFFFFFFFFFDA7BFDFFF6FDFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hDDBADD8D4647D2912018480201850A02B3F23FEEB5EFB56D7DFBFFFF7FFFDEF5DFFFFEFFF7BBBFFFFFEF2672BBB8484A894D01496E7225144C1FC0335EBAEFB7D756AED7FF7FFFDA75BFFFBFDFFEFBFFFFFDFB9DD445B7252202A42211098AA2B3E03FDDEB55B5DDBDFFFBFFADFFFFFEBEFFFFF6FFEFFFB7FFFFBD666BBACAD894B45198CCE2546D4C1FC96677FEDEF6EFDAEEBAFFDDFFFFDBF6DFFFBB7FF7FFFFFFEFB9BD5575276A42AA22231CAB12B3E036BB9CA76B5BB57FBBDFB57FFFFFF7FFFFFFEFFB7F7FFBFFFECD29EB2AD8819C50899CA348AA4C16C9046358B6EE7FD6EEF4EFEFFFFD6CBFFFFFFFEFDFFDFFFFFFF3D555D7676E62AA5442553555;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hA1C924B29CA74959817BBB4F5655B6FFFBFFFFFFFFBDFBAFB77FFFFD7FFB5898939D552AB48A82B656329A492358BEA6FE96F5B1B9EAEBFFFFFFFFFFFFF77FFAFFFFFFFFFFFFFFFFE86BB2DD49256859898D6BA44827415B2B7DAEDEC71FBF5D7FF6F5FFFFFFF6EFADADDBFFBFFFFFFFFFB55F56B652111672629453B5903EAAFDD2D52138E040B38D6B2EAFFFBEFFBAFAFBB6D5FFBFFDFFFFFFFDADAFBDAE498D1D6BBC4A6BC15D832D22DCC71FBF4C77FDB37B55EB5B6F574D6D7F55FDBFFFFFFFFFFFFED2D16262A29443B5042C827CD2992330E040B38956CEA5562DA5FEAAF7B7DAFED7FEFFFFFFFFFFFFDF6D5D99594B284AFA9269022544948D0EAB4C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h75FF715AADD95A93FD1CDD6FABFF6FEFFFFFFFFFFFFFFFFF44842056A5054914A98A324A62B154228A2AAEAD7266ED6C0BEB6ADAFF7BFBFDFFFFBFFFFFFFFFFF125295001050208214508521084A8BDD77FFD5528D9B139BF4B5B7AD55DFDF6FBFFFFFFFFFFFFFFF80000049450A8A5142295094B6A46422880EFBAD7264EC652B5D5AFFFFFFFFFFFBDDFFF7DFFFFFFF252944000040000428820249015BBBDD77F7EEFFDFDB57BADDABEFFFFFFFFFFFFFFFADBFFBEFFFFF000011124A04555085257DA6FFFFFFFFFFFFFD7FFFFEAACD72F6BFFF7DEF697FFED5FFFDFF7EDEF748420000002100052099025BFFFDBBFFFFBFFFEBF565FDB7AFDFFFFFEE95BFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  = (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// !\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))

	.dataa(gnd),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 .lut_mask = 16'h0003;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N4
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .lut_mask = 16'h0001;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000091044792A225554202A910520A0A551195B69240B900010040944412001004000000000000000044002115ED0488002950024488A4A10ACC4A4149BF4295284A1001114080000080400100000000000000000B7048212A800AA892255154A023353CB600BD4044A14A500004000010100480000000000000088821FD12840014A0022890040A5598428309F7020AA204010554200015040100040040000000004001045E4020A2410AA8854552A12A231968E408F95008A8A45000800000204024001000000000000000017B2A0A08082002202884548088A4160B6606859202110512000540010400108081020000000088101F808000A28A88950429;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h022A5551A16499B15228A5445040042015481049000000000040000000042EE820A200002200A2424951240A1492444C288248110500014A400242002400020000000000002087D50A0828A84894112494848964CA2933238255152450045400001000080021000000000000000015E8400102020041488A2249248A259648D829284051001100A9554249210100204040000000004002F512400020A512042091129221904126065482AC84052252040008000010020408020080000002117C80122904000052894AA421480B2C91518A551150204889512A4094888408000100100080000000BE2880004114A90024200A949554926CAC6128440495122404;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h811500222140A100040000000000045F8004440840002A810AA04222A24902420C82912122A491522840520000000048402000000000202FA520000002050014800A28880924A929B255448C48524408450A0088882208000004080000020017D0008911109049402AA1025294924A94492812511509134290212A2222888102220040000000004BE888000000000011000455042245104A9282A924A252482824888004880024200020004000000005F6222024422495045551005289104B216855448A4928A51289241550002200048400800100000082F80001000000002000045508544AA45A0528325514821249245240024A8894800044108000000001;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h7F9088008449248AAAA9004201251100B1458520AA5948A4510114A8900000242000000200000008BE440010100000000000552952904A55162A52964124921104544200022A490084888100080001005F80110201121222289500000844A4AAC9D128492C924944490128554880001020000004400000002FEA80204000408882404AAAA22A1100240A872492492493125481000008888104192220000000020FD00208124004001012000009014455DB7470924924924848822AAAAAA22224488000000000000027F55081000890924544AA5554A8AAAA248A8A49249249252228800000000000000000000000000003FC0000000000000000000000040000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5 .lut_mask = 16'hB080;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  = (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(gnd),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 .lut_mask = 16'h5000;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .lut_mask = 16'h0200;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h01FFBA479751E314C7FFB78C1AF6AED1BEDAC789FFFB7FFF3D001DF29B4A8939614E230009A0882E1EFFC57F2FE6BA83EB75CA8837CB7F863DAD2E7DFFDFFF7FAEC007B940AD8992F005849C2ACF28E8D3DFCE8F5FCA512B4F529421F9351C21E7EBD8FB7FFDFFBE6C107DA84AD452AA469A4006E45A40B3FDFFE03DB767EFBC01856E6683F65A5FF53FFFF7AFFFBAD9F381F59B190B67339052C5CF0072DFE177F3F42FFE4FF38810EDDE2CDBD0467F3BC2FFBFFFF7CFAEC677C3B802E4BE3BC52CD2F40A8517AFD8C8603B2FF02E0CC9F570098F64B8F49FFFFDD7BF7D7F77A056BBF90A976666130046D831684A028F1580F6FF4BF60B201EC0F2BD5FF5E7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h7FEBFDDFEAFFE7F5D1186EABC222BC55F8B0236A08E0FC1AF0E3E40BFAEFBF0C6AFF0294383F49A9BB17BB4F957DF6CBE040F5FE61DD3FBA585000A84098AFE54B1BD474F7C7FE1A05FECA5FEFF82B0F3CBDDABF6FFEB97EC287DF6CFA0CF47EA3A8482CA8C31AF294A7E91BFF1CFB69C5E929FFFBF7FFB682DFCFDD5759EE930DDD33EBE07A9A6D3C540057D00E49F34352173DDE6758437AACFFFFFFFED8FB391750FAFFEF14DC5076CDFA2E05576A12942C7EA8104DD7BFEFF67E9F99A07A95F4EFFFFFFFA3AC40ADA5E5A5EC894ADFF977FFDF35AECE1170045C800AE3BD6B7F5DBBFB4D906F5CAFBFFFFFFFB4450FAA40CA9F1B72915EB7CFFBB661933D;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h86A01D1CA12DD75EBFAD4D5E55E02C102A8477FFFFFBFB52EAB53B5524E78AEEEBC53BD5FC893DA2306006FECA9A1BFED57F53F56ED39A0FC90BBFFFFFF77C0A560EEE0AEE18E375F7CF7EBEA531EF0A0B2003F0049C2F7E6EBEAEFB95650744DC30FFFFFFFEFF7D1966F29F84872D9A89B2CBD9657C59E0A5100EB9AE98DBFEBD7BAF356B5395BA30DFD7FFFFFFDFF8DEEBAD4138C9796D75DBED36EBFAAD4A468815F8A80CEEFCFFEF5B36BEED9BE5891B7FFFFFFEFFF637FF52BCD42C44969A25F2CA7F9C0ABF2F907EA4164ED7FFFBFBEFFB48567C0FF7F5F7FBFFFFFEB5F4FEE7BEAFBBB2E959DB4E35E9A58B5CB25DF6AB4C83EDF5BEFFDF5E5721F7FF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hD47FFFF7FFFFEFE1AFA79BBB2448D936BE3D3597B7CBC4AE60A6DF251CD4DBBF56D7FFBEA99BFECFA9FFFFFF7FFFFE9FF7FC2C7CB6B62ED551FDCA6FFD5EA16FE7DC4B18C19F6CDFFFFDFB7B9E47DFFFD9FFF7BFEFFFFF2F7EEF5FD24955335A1EF8311A3AE778D07D788ADAD410B6BA4AAABBDBEBFFFFFFBAFFFFF1BFFFEEBFFFBCB9EEA60AC8A741FFA6F5DF3AA8242EDD115F002F5B4DB5D7BFBF7EEFFFFFFDBF7ADFFF7DC77FFFF2FF2B79682B1885E06FDA20C456029C45AB9E3352D4F75E7AD6D6E29BDD6FFEF3DCF57CEB3FF6FC726D5D4493E0C50E82A1E5DE2BA986AF42901E88ED2B2AF58EAD33BD5FFBFDBEAF675F9775FFFFFAAFB125AB4C0E30;
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N6
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout  = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .lut_mask = 16'h0800;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hDFE4CCC28129C8C966A8ED24D0A1ECA47F6809800B55C39022E80300054A7210CAFB10202A400159FCF96E383041966BB96582990B338A225FB0000805DCB5A9502000002025AD4BB110000421114787CFF683E7188C6C8C873A7546E38B6A8EA46702603643A0102BE8500006C8207FC233A5246087C463DFCCECE844809367C8C90AA84C68ACA775E500E0D2BB5F1A2800000011363EFAD8C441094552091BD7AD7DC7B809680206A6D59DF14276F2A58C06632886CEE4C7EC40001E516D07B470F0E035458923A5F02A3B8D1487BDF5D30AC616D4B9D413580D8CE22BE51820200000492BE0007FA23A44D40C20C7BA41CBC94FA670424A14D57FCC51779C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h9BF01B6E1D9C0E6617BC00400D5D800040D00E9F0C52D2AFEBA805A7DB31477528CB2993BA2D0EDDEC4067F1AE66D1192940A091DD2580AE397438704CB256B7D3A15A7DFA6EE9458A2B43C31992FF3756024F6C5E91AEE684B44043F3A03FFEF018ED01D637AC87D5E7438B2E511ABA5584B78F746FF2DB9C021233B461E2816A432026C15DE6FF48103840DCD009AD83F0BC6220A0E4C588DADD4C0550B86A781BECD66D8A1D54037C40285D7DB36BC93EE4433AB2F19FA7D9E8BBEC02993874C96C38D975F90AF834047F566DA4AE2D0B015C3EAADD940D4C825E5E91935B8D81C62A894946568B0330E2F6D377A13952F2BD51A05A1A50F0438F9C02EF6B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hD861DA6C5895E5472700035C84DC81212917A10819ACCC75E80A11BFA464A8674C0A0924E0001E9D08720498367D971F7C0A26725E553554D2E945690413ED13C3F17E2C1B88A490A2D1104F822009F828733AB0C7E31FEF1E1534B7CBB69149229408D283EBE28F400CCDD3649A576ABD4A61122C0EB640A4ABA421552F6E3A9E241EFC8DA0EE91C5B84F808B37E34B8953BD6AD36209040290D8000344A698AA7C8A5185D07DEE686DC562B36812123DD0A70648DFE5371B95E9142A9456B250437F40267DD2F66441C1C4D2F877EE78D8E4AD0B70D501CB62AA4088BF9C5CDD6D7C6BA55B0948AA173F3D57D66F500DE9188887A55CBCF852972877820227;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h95C64955237B31FB3F93FB944A18E43601728AEAA86941AB9C57450853B8EFFAD1C8495418F1503422018CE8A3FC5AF95ACBFC6BB5F706C8AC0A07F74F3EAEF50D9B88A501D3FE5CBAA4A0615E8059DA9F004B80A3FB9D1FF5D43BAC4330EB07480FA49C69BFC2AE639520154A32EDB4D7B80AACCEE0B8546811BA9987C574BEC62FACC1BACE1090A07BEFD7EE6B96D51A8E142ABEE1CEF4B3881852324065201401F7802201C545AE9F765E0751EB475064FEF61BACE5AA1273661CB58FDA9A429F208F8B10D2201A019CA22C3F2AA7577FFB20F16D155081972B2BEC32E5B1606DE4C77F87D9A5A17D0F560634042B10852B44383590318934B8DB0A92E483;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4 .lut_mask = 16'hA808;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [16] & !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .lut_mask = 16'h0010;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h421C905622EDF89BB5FEC6A4800868005212B8D5FA4FDE002C2910B803B60003C003002D8D64B60E8440A12C0C27A5E7BE38457E034126A04E9FE1047E48844274270A784EBB814400040402A8536C11063682300514DE07E8C1A39C0400D9007CAF643AFDD9E2809D4AB17C0FA9008E00C4088512BE923940814CA069F7A8129C736BB00044040071B60666FF854282F10623FA137CC1CC01405E02C446E90A0D2A9043E14E2418AD85A58000112888ADE8438F2FFEA401930427F657C50FD8019840BA24B32E85AAAE40054CF90C2334185F2000C010094D401FBD6FDE3B065B2C47DC12E504808020BE32A43ED163C65A802B4BB608045B8C3D00C6A54102;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h1D616FC7455E82034E584FE779D22340005720445F462F1E74B1000DAFE8008624F97C020900810206AB7E493EB21E0424B8DF6E94C87FC02880949A04B85A7B5340C17FFA90000AE7A16815548E0214158B83DF58C4EA007873FF59E2AC8900445F15067854350962E10CD4FD05080CAD05F048B852001145674EC1E555FC089163CFFC746D9E2018A06AD5456420004625524CFC42081B6E07C14254080204779DC7D2CCC74809EAF3EE428F825480226EB182815D95B202C6B27BF4C42035980E0020A02B024AB44537A3C138402B156AC774D049490094848F7142106A82F189EAD66B8204EA309D05026A800000F74B5CA0E998002BB2F1777767B71621;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h220A4104096A004FC274A5B588D000C9062600518082402D03B8012E9696246A62CC7761CAB48006429412A2C1A9EE5295B4DF1F8E002628A0A81000442818484782939A317700009DFFBA6A45A1440514950C42925005C112FDDE3400010D11C4900800110A0034DBDD456E0354098BEA81EC50B05DC002492733B121B35E601BF7B40025002445904810005080C04201F7B4144B2A00D567ADF5F5696070CCB2E8AC529490BCC9A3DF4980040060A1919000B00A0000301306FFE3CE80421A85CBF8A38B1141482D9A26C128CAF10157FCFB801002734B844601405400000A848940AA3E7105EF8BD9E9486C15829694BA2924900203672BFB7A0410808D91;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h098800800015002077F3709B69C102D02993D034F30041481FDD5619E83C08CC5D4BE5100005D2768440224820488000443F3D853E698F5F2ABBF21100BD032A4120293A524440597D25CA00003D95ED2AB8800401A2C084D090EE4040E106A0D6D7C5FAD6C206912A4D44A119340794EADB9412001E26AA014003409794D150BA905A9429AF1502BF7B0773D9E010CE9126B24C421088FBD926600D00785509083400002B7220A093160A6C72E047464BF26A9224082D036C996D6A8A5427EE3FBC003005FEB3423308050091085B1005E7136041380828FEF54ED31040D234194512F92088CB7ABD380460027EA8058814000072AA84EAC93A8180098D600B;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [16] & \vga_ins|ADDR [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] .lut_mask = 16'h1000;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hAAA9AEAA8AA6A8419963A8A9AFBB76568CC3C01E3EF0000280400000CBAE2000304C0F3000000400003ABEAAE3FB2ABBBBBEB6ED4AD3CFCC040000086CF03337CAAAEFEE23CF3B97AD1DC1A2A89A646AAEAA6BAC94BBB554866EDEAABBE3DE7CA93C002EDC00F008C000C00170FEC200CF33FF000000800CCEEA8B8FBBB3BEAAFAC3EAAA6BBCFCC04008037BB2C0CBD5BBFEB7F77BEFECABA139EA2822E651A1BAAAAEECA67777945196445F4E88F8DACFC003CC70030330C0000003BA7C0400F1C33C00000400DEACAB7EEEFAECEEEEEFBB1CE9950FF31200003CE31F03FF72EEAB1D71F79FC86A8D7F4CA2A6591A5AB964437586AFA2285A156B18122BFCFB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hACC00CBB00330C8300F3030ACFDC0001CC0F4C00000033CAA3BAABE8B3AEB32BBBAAEB2AABFF014400000B3F003FCEAFB8FCD7DDEBF39EB8F93DE228E9BA6D2D555A8C683F8BDC05ED98BBA5699EEB7933000E9C038CFC8000CC0C3F79384430FCCF000000001A32C0CBF2B32EF2EFFEEE91B3FEF53004000333ABC0C0ECB3FAEEA5E62EAD811ABDCF6B88C2999626DA955A041EAF738161EA42AB9C7A9EE4B3C00324FC33CF3C0903C02F0CEA80003F3C3C00002103888A3BBEABEEFF2FB8AEFA266EAAABC211000B36F00CCDFBEAAE8BDD2FE2AEF978627ECA22199AAE72A6A62A320327AC51467A67A6DEAEE44B2F300FB1A10B0FF2300C333BC97D0440CF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hF13C0000001AE3A3C8EBFF822EFA9F8BBEAAABEA5CC04000AFFCC0321562BFC7FE7B0FEEEA94A9FFD08AA46DAA6526E8AA6D5E7A836F4A26EAB761BD22A4A8EFC030E8803833C8200C03DC090C0100E333C0200843C828A8F8BEEBBBF3ADEBEFBAEAEABE644403FEF0CCC8A8FF7FD35DFB0FFAB8996ABB41B8A89B249AA8C64A22B904C6966E6AA1EE892AA66AAAACC000FE8E0090FB2CC0F08C4687780403FF4C000000063AE2BFAEB8B2AEBBEEEEBE2F3EA2BBBC54000300003ECDCD4FBC5B53ADFA2DA52AB3FDAA8AAA8AE94EAA92A703311941AA0809DE5C5F0C59A05FF0033CEC03C722A3D33020ED176000008C00001003EBCA3B8ABBAAEEAA2EBB3FEB;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))

	.dataa(gnd),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hFC30;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  = (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))

	.dataa(gnd),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .lut_mask = 16'h0300;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N26
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout  = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .lut_mask = 16'h0100;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h002104142153D6A23C5E5562E476D4DD0E74F2AE4AD355DBDBF2DBAAD8E07FFF7A5FC4CA1432F0CB24680902945D8929A2F84F39939D2A72F1AB1FDB957D6B377DAD6D752F43FFFFF9F92B29AB8D0F344400004000021142F2FFA03BA9ABD52D0A14E13E6BEABCDDA776B7A6E19FFFFFFAE6D4565176F185C3800100000B0411450A0FD81CED5806AB6B1687BED7C736DADD49F8BFBBFEFFFD29C9AAA7A95EFA09C0B1A1910C000830AF8B63CBD2A7D34694C97C45BA3AC22526F6C7297EED16D2FDB51F51FDEB4720A8F4FC4CB0000264052EEBBA89584806AB240BBB69EF39BBD919F8D7FFB7FB6FAFFAF54EB77EDB77D6B54892922545124AB775C024A525;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h054DDB34449610C6FFFECFBF3857FBFFFD7FF7BF3B5FDBFEFD390BA3D2041040EBD6C6A41802301344B3FDDE0B68D33BFFD622DFFFDFFFEFFF7FDFEFFFF9FF6F21028C11828CE0757D4E9761FFC07807A3AFFF7D1007415FA000C50B0B2C6EF5781FFE8FFFFC3FDF7B6820441C0281EEDEF06390BCB38B071379CAA2D028260802082CA080003400500E0C63FFFFAEEC77BD13EAB6004E16439FDA47540D41D82221900004600000000011052520000204040000DFEEE310EEEAF85E6C89EAC12C6D6ACC56620119899024000208090100000000850A441408004000003E0000D375DDBDBDE1B25AA13AAF0C80A99066D8204008001010000000002200000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00002100000008007C0AB24E4A63DD8A2AE7D569D50A6912AF412208100088400000080017000080024909537A88AA8205A54B315725276554DC4A3AA8FA94EBBA7ADD79A4AAAEB200B4101088AA00000000000002808000C810A48888952894C2B6AF6897AF6F3F6585421697C6C9CDB2CDEDAE6F400A48292842690000001112A6432E214C95AB3B5BF5A2B958D6D2BF72A7A0A02A567ADF3216D1101652A250824000000248EAA50A184DB4A682F5CDEAAECD646BA96CD0DFD8CFDE9F2AA962CFE8404AA124080A10944A400003248D6AB93951D8FBDF7EACDB77D344DEA6472067512328D1868DB01BB5A81082A6A044400001200502179857B0474B9D74;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hD31B16D82D6361ED288B1A0ED8154CABE41F649B474D7C914D9120000001015048D57ADFDD5EF2D75CE47325758EDE1254D4C5E127E9335499A11A62E8B201DD542A0025028000015452529377F35B6AA73B8C9BB6D42BF9AB2A301CC8529D694ACEE5991748FE6285C55004480094BA8282A219B1A5B6BB5DF655345BBBD4C654B5DFD97FBDE592A23196E7E8B7119D7A3AD502045529055E5578A49A677F4EBACBAACA96880110ABDEA066A4423A6F5DDE7D5BBF59EEE695D52AECE3B6D6FA252A271A08AAC9FB0F3D5737DD7C100120610400133DD5B9E6B5D7AD55EE555B6B2AF7373C492905FFFFFDEDF540A30031E748D84497AAECCFBF528448866A4E;
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout  = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [15])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .lut_mask = 16'h0400;
defparam \img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h1EFAF52AB5CD5A5730AB104CB37F14EA85F5E16EB69F0CB262380BD4F00E454F0B551F6FA44D1B1C72859ED65D32B7D4E9412484E72FA38565C46D9C1A3C430602B6F02943692ABB054E3E8B4AA2C178DD3A62A95BCD592BFDC82002E3BDD7DA83A7E1F706CF96784013A8898EB5E5642ED8FD6F241414C5F6CF9D33AD72E6D5ED88039DB26A3B8213EFCBC6F266550A00A24037590211F1DEB9FE9591ABA784DDAEF6ED53CDAB68DA02083579F9064A46EA45543CED8A74044E209D65FBAFA2BFBFB3626E54546576BCCBFABEA45217BC222062FA04D20E61EF2A53FF24FB290E3F496ED40443071FC67C96A16B952E534BAE7553EABDC95804416738229080;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h6645DF9DBB00CF1E700C1868E52C2A157AACBF5804B429CD6DB45616AA5FAE24218082473FD7D0796AA0D955BE231E897CFA0AAE4012B41869D470A4EB435EF3264BA9DABD7E19B6B021E4D0160920A08994B28F438C6701FB1060393A14F200D951ED521594E50CDBD45A74A4DF6EDC6391486E10C820C24C22E4A09F02F809ED64814EC008E8308AA5F2D5A4745AF76D6EA52F5967E977C85B82941F30D020B00076994B4EA7E62353E2617AA7842845578933D886AE9AADBA1BD64FBF253FFA02024987D9ED410A0439CB75EADC54452214DC85AB1B0986F7F6CF223D5B7553F56539DFFA8885E55F35D8100A6A5451E00BDAD35DDE330045F0B3C8960EEA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h90DF0B33874BAA5AACABBAC62F60405A58653FE75D5B46BC12680FF9EF2292470405264A067BE9C0655FF44E86ADFEBFDBFDFF7D96960565F651AB729D4F5A29BBA14EF29048298D18400520E89E338101FF4BB63CFEE91764DFFFD7FBFD71F5AA0089FAA64759DF0958D3F6FEA003BC3CA03AC01D775206A7FCB44DB1ABD4ADDEFDFFDF7F106EDA20AA5589B4B66FBAD760084CD341C470545C716030AE03D01EFE4F92DF368FDFFFFFF7F92872FFBD40000044B7439EF47B18934F75471CABC8A8BD1B8B78346A5FF9EFFB3EDF37FFFFFD7DCAD1AFF6EB0200029A2FEA1F78C05442FC2F9DDE2D7C8586D85488495ABFFFFAEDFE7E7E1D17EAF639ED1FFFF7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h0A84012081DFFCFCC001649D4481C57F810F4C65EA10F8E52DD4AFDFFFFB7E655B1D454FBEFFDFE9002300151C74E3F81E068A09B0870282AD2E7D31956DF05DD819107DCFC575FF0B2A9C9E3BBF77DF000580028510267B1C244B8F3D427F1D78FAF5CBE6FEE7FC507EEF6E5A0D07FEF593EFFFFD00FE7F080E10E90246BC10C9D0BEAB7C4887310218A4099BCE1FC000BA3EF7A8607679CEAFBD7CD054BBD5000800F9D1272586E200FE8E81D16A8EED77EE5564EC7F8BE12DFBC0C40E9BBE156D44E88BFDFFFBD00022FE68D59B6A08571B19802391F3261FF98103F8151D713FF38F0B7BFF793F16BBE037F5BFDAF2080DD322BA10704A2CB82A23C3424D;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hA808;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ) # ((!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hFF40;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~5_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~4_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hA84C5FEFA6C9FFEDFFFFFFFDFFE1FEA7572800000BFFB3DBBFDBFF5EFDFD7BFF07D4FFFF541E817D739DEB3E3FC1BEFFBFF7BFFFFDF0CE2ACBB000081FFF7DBDDF74F9F7FEA7EDFB8EDFABFFD85A47549F7E87FF6E8DFFFFFFFFFFDEB5ADDA8B776700703EFEF2F72FDF5FBFBFEFFFD5CF171FFF9DD9456CF19DCB7E4C017FEFEFF7FFF7FFFDEEDD596D01E0C3FFF35EF575AFFFF5F7FFFB89DA1BFEB64C0AF16E7D3FFDF28FFFFDDEFFFFFDBADAB777F71487C23FF5DBEFFFFF76EFBFFBE907FF9E9F9E4D4C8D355BF867FFED07FFFFFFFFDFFB3CBFD28DBC780F4C6AEF73FDBAD7BF7FFFFAE0007F5FC59B3E1B27A9D379EFFBDCBBFFFFFFFFFCF77CFC703E;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hDD701DDF9BFF7FEE7FFF7FFFAD7F0000A813E960C8369BB2FDE81FFFF33DDFBFB6CFFE92FB5DBEFDED407CA5E9FC75FD7AD7BCBFF571C0A6F983C99F0CF254524AD15FFCEC6FFFFFFFFFFAC7BBF6E9F75602ED6FC7FDCFD7FFFC5F68F3943D6C8FF313FFD657A1AC32E3DBFF16DBBEBAFF9FAD8FFDBD16DBB407CE3B8FFFF7FDFFDBBEF0C15FF7D637F2CFFFDC501B783FE03DEAF9FFFFFFAF7FFB11E7A84DCA281FFC71DFFFBFFEFAF4DFF65FA7BDFB56C997FF3A6A7EF76FC1FAFBFAFFFFEBFEFECC3F33357B0BF83FF5E37FEFAFFF7FAFB7CEBFABFF7E90FA8FBA5FA1C5D2F88064B97E33FFFFEFDB78FF0E90F725997EF9B7FFF7FFFF5FF5F91CD60A2DFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h3ECDCFFC1A976EF4BB0165FA3523FDEFFE7EA1EFBFA08C7EB87FE19FFDFFACEDFFBFB116900014BF9FB31FF83E7C239CF30949B5A9ABFFFFFFFF47D6FE8AEC1BA3FBD6BBBFEDFFDFBEF5F15A800009F8F64D3FF056C794C9BE1CBAF04009FB7F746C0767F52B02EAE3F9DE3B7FF7FFEFEF7EF5BA000EB6403F7EFFE17FA5513DF223DFE1F21FEDF3FDF81EFFFB35A3558B571DFBFBFECBFFF7BF5400035F6E98FFE8FFC15DA6A21965756FD9488FF7BFFDF0317F38FC655A1DFFE97EFFFCFEFFFFFF7D4028C4E7965E017EE1F6F855EE94D8FF73E48FFD76FAA06FF7C92B9DC6DCF5517FDFFFFBFF7FF77B3D5436E7F857EAF742DBDCBAABF829DF43E04EFF6F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hF7C0497EA39F33A37793BFF7FFDDFFFFFF928AEAAF487B97B6C17F0275BA2FF219697FA3E30FEFFDE6898BBF608C5EF5CA426FFFFFFFFB7EE6CA07F77DCBE97711B73820FA3110E2FA7FB702297F86DB9F000EFAAE5BB7DEF746637EFE1FFF9FF60BAC9DCD60C7FF78907915E8B58E27C63FF4103D1FCFFFEE0028BD84C53FFBC40C1BEFFFFF7FFDE63B5D96EF6DB2FF3F9E700BB0A6DF77FEBBE71009AF93EB1C41B7FE3E077FF36E1A5B9EFFFBFF7FC078FFB552AFEFFFFC54E00F820332AAF8D8DE34708320FE9803D87E2C377FFF9C5FCF7FBBDF77FF02277D795EAFAEB16C6FE8057B11EFE57BDA581171DBF9EF900EEBFC387DF97D895FFAFF7BFFFBFF;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'hFF44EFFEC7A1EB16C473B5881D57A6712D9EFD8A1A1D763ECFF6F7FC261DF2400FF2DE27F79FFF735E1B45BFA3E6AEAAEB5CCA18755F7B864CEEFE6E1ABDD17FBBFB759C3E343E743F7AF726C505F7C6D2369FFB12CB1BFD4F56BCA16CFD0C236E69DBDA908EC2AE6E77DDE7FD9AAF625BFD3CFE1BA41FC7816B5DF9B26D5FF4018F6E668BF65A57F521CF54D009CE52E3BFF72FE6B09FF53FDD3E90FF6265BB56BEFFFB36DDE1C810B77E28FFF066FDEDB6FBF6F044FEC1C675DECFEE0921EA9C7338CBEBB2451DDFFFABEF85BAA30C49307861AD642D54BBE9F9B4748E4425A05E9C3DFD68110BCCFB1D07B7FBE1A8DFFF9EFF2FEBF40B207A60F2ADD0F76B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h39D66B553D56BF2AD11B2E2AE89B44CB15F3FDDFDFBE9B1FFFFE7F6FCAA4B91C6BE38294722B59AAB9976B5DDABD8EB3A055DEFEFC238C164FFFFF277DAEE5FFFFF8BFC721ED381805AE6A7C5ACA2F13EFBCC89F71AEEB88C2AE57ACCCB3839D11FD7F031F1F88EFFFFCFFFBE999AE69C7E93D4645D69FB2AADFFFDFCC4BE8231DC88BEBEBA72727C37BD99C0F77B79BF7FBBE339F77DA477B3F8E2240D6D851BB23587141DFB7765B32A95CBBAEB809C72FFBD55FCF1F17BEEE87DAF5BDA87A15F4392240D225E8EDBDA7BA0BF6DD5BEF43A731C34A723FAF8FAB897FBF9F13FFBBDE6EB7EC30EE5CAE692240D2DD175FAE4ACBFBBB72357A43EBB85C726CF7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hCE0FF21C7D7F3F529C1D7FCD7D9060102A84AB1360F6A6FBEAB599FD35F78CEEA9621A91FCA482F3FD9FFE843FF4D24AD57F6B8D4FF3800FC98A7313003A3956560B2B2AEE18F37567E55BB9ADBC10979EC7FD30F22B0222725FABDBAB778744DC342333002BCB35B9D6B8DF94872D9ADF7DEF5D65D7864DF8EFF677FB66CB7EBE43AB33BFFF1DBA30D5AFB1002A8B1ECD9B796178D9F96D7CF9EC9F3EA95233ED77F023EFC78BF51E6B9F5FFFFFBBE66158C7B50023828366643FB7552E4696FEFCB26ED69DB043B642061DBB82CBFF23CF9F5FFFFFFC1FB7926EB1402283FDEFD3E041ADFBB2E9E9FDCBBCFBEDF82FF9B2725FD3BCC99D8CC0C5DFFFFDD6DC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h9C12FEB1402252E203A8CD5B10C8D936FFEDFFF66FEF79714A018CDEB31EFD3D9CD1F3EBF2BDCD3EE91298B1402553554F9723C1EFB62ED5FFDFFFF37D6F7B91B981A0FCFEFEFEADCECCD163F07DEC0EC89290B120A553A14617D0939155B35AFFF7FB7FFD7FFF2FD037F57FFBB7F6AC0EF03776203FED2DFA9250B1A04D426AE52CAEBB6EAAC8E75F5FA3FFFFFFEF5C7846FFFDDFBFDFA90AD68AF62ABFAD2DEC8A10F8204E2ABAE5C7A0CF096C2F18ADFF6ABFFFFFFFF7EBBE6FDBF83B7FEDFFF775F576FBAD23FEAAD0FA201B0287668B87F9D693F0E77FAFFFFBFFFFFFFCF3FD311F5E3FF7FFB7CABF05F7DBAD393EBBC4F70035AFEE6AEFB9A32B6C0F38;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4 .lut_mask = 16'hB080;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hBB5B6D76EA53AA04B4D1008389B656FA494AC366C11650924F98F6A7AB501353B884C34804401BED55AC969955BC8000031800080808001542B521940622B230357C0751393DE83442FB34B232420E20E8812000240000010100020000080000511A942A22885506EBD3305ABF3DF5B2BD0A93CDD02600910080044000000000005248201440000028D0C3CE792B92C40615C219BE605D79E65CBFE22260802840000000000000001452E0800A080000464F3D210A825202952F09BAE73F172DAEEF9BC98809004000000000020500000002820200800100235DD404D54688975C17837A1F21F8B3CC4BDBAB7200380010800004000000004200800100000200;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hCC0364675644034F5D1648AFACDC070D7539F2D5841444108004000010200000042C080008108000A70D98E7981BBCBF5E93026E533740200E26091440002A414D4182000000000011409845E060090085F16F716E973DC1E00297E705D59593289001000002080100000020000000001080000102016024DBBBA9168270CC001D8D7AB4FA284E21DD8400000020009001000000000100000000800100090220A9D092CBFFDEF349422186CB45D7B1CC2C0000000204000000000040080020020010010400004000F7CCDB3E1D020924288A23B0BA5C4E401280600040101008200214082510020220800480008008A23EBBF6CBE89F62929251A26FC2A7900A;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h1000BA220000025200800000000000000000000000000018D5575B6D5DA369494ABD2BD27A9008108887520888004000200010000000281000010000000010006FFA29EA26C0E82B80E3F5AD8AA2C4818259AAF354D2300000028000008541000080000000000020BA9D7F0F5B4A2D94135E2B12FF471100206A550CD66081000000080002784A649048609004115000D7F7A5B5F56FC000FCA7CCAD21F04C0001148B7320442A0000000200C88135AA6F350D0248C802A16D6DFE1B2AB7480415D933DBDE4FB13CB2EF578EC45045340930002D224A44CFD954D2F4B212B500B6B653EBD0BAE09B962EDE6529B28CC28C10A97332011012D290080016A1AAB9;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h25EFED5DEFED5577DBABDCBA840B6742DE792EBAF6DD773B73EF5598C01910828232488C000E69135D5B37F75DBBEDCDAD5D27013D76B4093DFBDDEF8B26894CACD0AA57105850008E120BD0000105ECB777FFDBFBFF7FFBF6F5F96BDF14D702FDFCA62874D974BA4E6F75A0A3A270241002902211620203ADDEDCFEFED5DB77A15E2263FAE46EB4EFB6FBD79B66AD3F275AED5F5C4015523834913E0A29C0000276F7B7B7FFFFDDDF4F02A6BFD00343E5CB75206CE962AD9AC99080A2AD506D2881661100A0242003053BFFFF7F5EFF90DA90F8C51007947A7DA1EB8BEAA91A3403D8DE5DD2A500105400200001800000000026FBEBFBBF52A16F8C67540603;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h4468588A7816905201734F829524005F73E8EC6181BD2DAE64AB2E3604C3FFE2924890C8200C122029ED8C9485C94B086C04400A649040F5F9130B108C8782D989A489E2E0DBBD3849054F2694D2495BB41AD12A6A34A4E602C92101008E535771853DE509396F6EFEB172366A91D67A209FF8A147289E2C4AD62E99154A021120100000A320B12320C3882BF4968A1746640C8BD1FB7FE804356DD6ACFE0F51F83B0426C221A54C0880050280490554052DDD3B3261775370B651512E05D242D670388C01AC9AFC4E806AD0215A4882800828A4114A98280AC420CA48E53ABE6233262B90D82CA80D254E54B806C1512132912A1080151902210428A6104490;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0283A0B565308A1248724184BAB14646F2DAB18B52ABABAADA4D4E41541220A42200000200024240084482959B409C9CF258C468141C4D2D0D244C74AC5244552592A1B96CA158520484208088A2112408080CAA20E2872713535096841A1BA78716C28A528589002C1EB64550D222ED0020241002251409905001498107C97AEDEDF1B12EBB1B7DC9F705218950DEDC5722B6DECED96902500100022000C0401440010540F83E0AA90510BC879BD72E5A9772D663ADA823A1DFCAEAF2B4EDA4090A002008041681021400504400A270B146E43A779197AA58A373832906F2F45C497F174E80245A01203144810000000103150218484D802AE8457E8B75BE13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h5E1446C6622FA9230324927DCB3422A52009000020504082006024B54023504037C00F5524189E42EC4E6CAE0F925C94E8CB2A226C2E2112400042A1000014110808400044241581400515D6C2A5BD0E0FECDC8F0707092B17B0E98EA2011AE90910010B030100000248804A108502333F92BF1D0971DCAE0C7D0A9E5DD6D6D0D8DB2EB119F64408210A48004130408104021B210340C24D4AE70974E4BBFB3CA46A50216221292F3631F6C4C20969F5902001261400000102000000520109B41FB798593A47497636583FDE9DDED6C0C94F1DE0395FFC46090401002280111410200024380934904B0C45DF7532E85854E49020400B7B4A3424B75A8C0AAAED;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h484004082008000020201104A2008421AD48E88C6AC4C6C474B61894B40529258BCE09CBA9ADB8C4934020A1042022300200804F0020324030341574B15FAC849914231E387366D83E984C9E89098A6DA000442481200D01002004F010000102862A2126428485AA2EBE01223240C094BFCD79CE435DC15C4064124A4004A02010000F000108445212545DDE1471FD0033418FC65891D9BB3D896304171EE84A10154988006402020004B020200001254B680F4B47AA9708AD4100438A818D2969CB21218FB84258500124228689C90040424000022092009404811DF9651581940A8E649542C8B040821983DD95514DA8F2534A8000046C0228080400020444;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hB800;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h90D8A4000488F699540AB4B8EE27041CE3A68B11CD90C9EBD203515095603200258C802490000014100108005B7F04AAE81510C942444C8EB3320E39C57BE36F91B84A9411114180900080400184108200441240440A4C10096D18B1C3947EA3665F2A73A377C68FE065A54AD4890C1301101444800000002402508941A0A020742283515359A4081475783A837EA62F438616A825546101152501800D000104010805111C6352048A0590DB4018CAB2345EF173A7D43CB670592CAC5A42840048205020A00008204001015241192508AA444310B469611C1107D5E6B5F07E7A25922333851A0001410904801181810308204800228A38888554016029A0832C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hE550A6463CD91F1A47203D1C4160050015493469000000080042020C9061754A02488C1A18750DF6BB752CEC584B8A986A026A10410029080842420004142040124000408404881C2B546426958736ADD85406C77C09C619A8705DCC5004D4881204008C0A2000008008901123412B54842E4069D4C99D77737C2B85F924A33F7DFC6054103562AA45C2D92141482544400001000006490C8590011A046210D95FC68E90AC00374DDE8784A40763575000080210140244080B128044913085A599255C074E482C53D56C33C5E9247BDC2BEDD1C0005258518032D4081488000D8810488000420253C80C2208017084F17D862552ABB111FC236A1006C2323406;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h8115042A0151A340040001112408724984954AA6259347195727638783E0399A59971064026FC41223457241040040685862400001210A409AD0A2356E496DF3D98A095526C97D0B12B5E8980276462C655A428888A22902004440445009216C491298011170C4AD7248838F03ECEFAA0B7C10D4700C79E99C21BA06029905021304440004828A1B216C115D4D928085109C12D596B8446C47023C7636460C28758E82858100247402200149001002A812A86808EA4B7107981127BEC32E0EF8481C1C028B80B3602B355144406B2004E429C8291240A0254994A0E312EC85B53331BAD3873D47C14E0810F8158EAAC10C1240825E88900804043080400A0153;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h94EB0D1C5A12B220166BED66D1642A8B29975172FF0B4AA3510B9EF9912080A72080889B0100240152B1134921DB6DE4822E87D3043100017CB3128EAB9C7B01E07642045220E810848C850118528124E58EAC80D0A49290477209025924AAA858B5929A24120B025A547D444C00081A00848024420014C2547209084216CD639224A2570C70001D7527D2A038E0318756448140401988C10091B72920888011911C75A139092B28400000289124AABBE490F0F80C3038E2E228803FB8E6002C0880000004222AAA6DAAD67216AC02DA0555557DC471FFFF6498DF4834D04925222880000000000000000000000000012644490842124A48900000089124AAAA;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h2D4BB8DDC9D40BE10943EA0F622CDA080208C0763000002040000000095F7FF5BD5E9074C2588D709E02B9F334D3BD7A931C85F9FDD324475923080000800D01005400000020015F9AE16F8E7250887ECC430B5341DD9286DB2BF88B2E2C931066890802320000000000020000000000341C907191DADE6976C30C32ED0E429A6B719977DDE975FE9957B091089000000280204006000042D3F5FF8E6C266A3DB8B2006825D39619AB52600822961C4144A85ECD502014CAD00000010000E4926C5A40F197C99129CA1D0DAE475D942D2DBC38A288484015B767A132A91821049840002064008000B389FB8668364E168A96AEC66D8E1DAFF4A006196512B257;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hB3189D8D4647D211903C480A29C42E026453DC34FFC9B1E8104151033243A5E7049150C412C908887F9FC672BBB84842009F01426F720502F4BBC8FB49264207CF7AACF88925D3DFFA7CAD32A424A54BA5573F74D407B7252208A022312912A2F293BFA6BFC935E8308D1206B68E752521A8A289528A422508A41F2D79F8C2D8C0B471908CE25465F9CE79CB60544A17CD62E9B06165A426902CEB6489511950A50BBBC2FB85F9276A42AA22231CAE12D89E7B2B3703F5ECB299146FBE92407269688D5A562AA48A1054BB19E6558AD8819C508998C388BA1A9C7F08B365C32FE9E6EB3209E90D81A70DD7A739445A454A8A48C5831166277E62AA5442152D55;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h37F2DA8AFB65637A328B366A9C8AE0C778F26A0D40B325382541501574F53EAFA79D452AB48BA0B6E69033DFC1F0FB0F77E6CB7AD8C39B080625092C3E54908E10340149032BE55D8DF97AF5492428593E558FF76CC427A726DD64389A92B1E2B892B49028094543F1EB16025494202AEB6D247566D20016871961DDC491C78E590FCC701E16BBE11647104880670812D8A9BB7D2241582B11CCDDE4E93DAE495A5FDB425610EEECF45985224656B3899233117E7719A1E56C3951CD9B34A05511668501C280D1663A09DB2448B9CA4BF610BD205644F1099B59116D55390453FED3D252EACA152028A302A6ADBFD69998EF719141B89C7DBF303D669240E40B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hD923916D15190B73FFF1F8F94814AA9092A10242A645295D4A45A2C414B215341BA02066E30C3940E97510E4CD191B72DFD0E8133B424041D6AC01C34045916610AEA6B053C217C98DAE2D042FDA5A41E0FAB064CD191962CD94AAB9C4B52A8411052A20804A509AFA4701CC6D05D82E847FC562805B725542D0595FCD9859E2CF10C0162A48D5A28450108A52A2C08240400610809802310000E785AA5AC58158EF2480333815A3EF357DB1500F544052AB4AA5084A2082A15C54007888834ED1541129A7A17E7EAF119B37C846D087FA6282F7DCBB77A28904A510A3204AA48500200080086475D9428BD611016E68F6FEE0C89593652927B52A5D67D4BD4D;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5 .lut_mask = 16'hE020;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h7FFFE05622EF5B9ABDBB3FE1D6FFBEFF96CC4F21773221002DA89AB407EFC436C003EFBFFFF6FEFFFFF7E12C0C37A51146553FAFE8EB93DDAF401F827C0C7BC277660FDD095F105C000FF7DFFFFBFFFFFDF7C230157A5E1EE97FBFDDF23720AFFF109B84776A3F019DCE36EE1F85206C001FFBFF5FFDFFDBBFFDCE20597328179DBFFE3EAF9FF2DDEB49F1964F82BF82FB863E59197D805C0057FFFFBFFF7FFFF3A31043B1E92410AE69B9FBD2BFF56E5755F543A74BDE01D718679B37C90EF809DFED6DF7FCFEFF57ED0007ABF10C23277FFEEE3FBEC7D2BA1FC64CBF9745067B24781E1F328CA001A5BFCBFFFDFF6C7FEE80037F360804FD5FF3D7541A2FEF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h67DCAC7490485E07DE48EFB7FBE63B48075FFF93FBFDFFE1EFD1081DF76C4086BDFFE7E967FD76F5FDC08926D417E405649905F65CFE4DC003AAFFE75FFF7F84AD80C17FD380000B36BF4F32E5F8F8FD8048A050A8A25202F043AA38B7F4DD02057FF7FBFEFF7FF69FE10CD46520088DAEBFFE9317EDFFAEC000F13E08444C0D919265EFFFF996003BBFFFFD7BFEF567DCA5524DDC00082B7BFDEF3D8065BCFBC822243DB14BD80BCA95AFB2DBAAFC00E7FFBFFFFFFFFFFF62CEB7FA7C4820579FF7BB9A0FF6F9F70113087CD41A503F14CB4F53FFD7C801DBE9FF7FD7FCFB9FD189EAC5C3C004682F15F07D957CFDFF0B94A35F4029402B3075F2C7F6D79401;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h6FD7BFFBFFFB6D7C036CBE9B98C003C97DE6AEEB2FFDAED9AF467FD14153807E67AE3D47EBEFC006D77FFEFFCFFFBFDE9FB7BB2E8F00222877EBF56FBBFF47A7BABE3E35CA878028987BBA7FFFFFC00DBFFFFFFFFFFFEE413EC9763602100D11DBBFEEFABF67AF8530E22A0195B301DBE862E27FF3FBC017FFF7BFFFBFFFFA007B85D4F028012447776FB74FE537BF8FF9A98B439CE500F17A7530BFFFFFC0FFFDFFFFFFF3FFAC09FFB729C0040060ABEDB7EEF6817DFA859C792815204F035AAC6F2C7FEB7F8177F3FDFFEFBFEEF000F5EDA2801002F15CF7ECBB5F29FEEDD3577DBF55898D05EFDF8518FFF7FA82FFEFF7BFFFFFFE0027D6BB880400018DB5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hFABFD6BDCEDF779DC5108644878C03D2A23662F7FFDF00FBBFFFFFBFFFFC00CF73E92010000796CFFFEEFB6F9EFBEF7EB7C0C27F8B858F5F5F6C53DFFF4305EFFFFD7DFFFDFC43DD9F65C0000031B7EFAFBB14B74FEFFDBB5F0D91BFB6DD0625C33E61EFFB3E0FFFFB6FEFFEFFF8039EB9908000005F6FEDF7CEFBFBFCFFDF5C250FB423D8C9151E946D27E79E1807EFBFBFFAEFB5BC1FD64CE6000000D6F79FA9B7BE7F7FED75EFDAF5F53298ADC777E4386E5CA9FC1FD7FCFFFFBFBDD81F99959E0080028FB5DAF79BD7FBF7FEDB5D7A8CFD9BBC96C82C50940F571EE8FF7F7FD7FBDFFFF0EFBAE1C8000003DABDDDDFF7EAF7D6F7FFFFF6A53EFFF12160F8;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a73 )) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a73 ),
	.datab(gnd),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hAAF0;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hEF55C7FF7AABFFDE43D93B7A7F7BF7D7FFEEEFEFFDDB9DD91FA7651B82626FEEAB36C4DA54F3D0C7B5D7F3FBEFFCED7FBF9F8CBF57AF7FFFBFFFFEEFFDFA55395FF5FDFD4AD6EEADAC113B39ADC50F74FFD5DBF6B13E57D73FC2DF477EBADDFEF77FFFADF56FBFADEABEDFDF67BFECA59B4EF3F75232F1B7E9E2B46B5FEF696BFBF0F4377EBFD75FDFFBB7FEDFDD7BFFFFEBFF37FBBBFC95CC8E6D85ED9D56A8FFF7FFBD33FBA9FD4F7275053E7AFFEFF3FFFEEFF577EEBBFF7D6BD7DF7EFD7CCAF9C3EF71A3E3BFF9FEBEFEB19AFE76D98AF759FDAF3CDAB9FFFF7EF7DBDFDFCDDFBF7FF7D3A59340A9ACC4A6F10760CF6EB7EFF17FE5FDF6FBFE0A7E75F72F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hEFD77DDF5EFEDBFC3AF6FA77FE3467C60A6DAAADD30FA42BEB3B6BB36EBFEE3BEFD6985AFB8E78D7FF5F76AB6BFFF576BDD6AFDEFE8ECBDD0B7D266921EDEA08ADCB9D5DDD6FF61E5D461A9EFDF3BE2F8F3B7FFCD70D6AD9A0009D0B0BAD4EF5581AFB8F68A838E9DA4CEA66FFF77FEDDEF0627EBCBF8B970EA9C2B2D1F82C080208248100003400500F0C03FDFFACDCE3B7D7BBB3DF3EB66B9FDABF540541F809A1900003A00800000011052720000204050000DFE4E310AC4BDBD64EFBEEEBACED6AFEFFE20139859024000200000000000000850A441408004000003E0000C37D4D9935BF737AF73AAF2C80B99066D8204000000000008000002600000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h000000000008400035ACB48F687EC92D2AE7D5EBFF4EEB9AAF4022000000004000000000170000000000400000020000A7F59B65DFB56775DDDD5ABEAAFA94EBBA78DD79A4A2AEBA00B41018088A00000020000000000000DC9AADAAAADDBADEE6B6AF69D7AF4F3F6581421285C6C9CDB2CDED8E6F4208482828426900000011BBEF777F756EDDAB3B5BF5B6B958D6D2BF72A3A0A00E067ADF2216C01202028050800008400248EAE73A9ACDBFB7A6F5CDEAAECD6EEFA96CD0DFD8CFDE9F2AA962CFA8404AA126081A009442000003A4BDEFFD7BD1DCFBDF7EAC9B77D354DCB74F2067712368D5968DB01B91A81082840000C0000120070257B857B46F6B9D74;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hD31B16D82D6B61ED79BF9A8E5C974C69FC5FE49B474D7C914C90200000010160DCD7FADFDD5EF6D75CE0330575AEDE125FF5EFF2274DF346BBB11B62F8B201DD542A000000200501777A57B377F35B6A273B8C1BB6D52BFDAB6B321DD077DD6F2C9C6814064DFE62A5C55000000090BACAC7EA5DB5ADB6BB5DF605145BBB80C6DCB5DFD97FFBA36EDBE5064A89B219B95A3AD502045529057B7D5DA6DA777F4E3ACBAA4096880100ABDEA064A44234C488811560AA09AEE695D12AECE3B6D6FAADE8A772ADAAC9FB4F3D4737DC7C000120610004333DD539E694F30D15EE555B6B2AF7373C492905C77ABC89A355B724B1E708D86497AAECCFBF520048866A4E;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h1E6F5D0F7CAFFFB7F8ABC009F026C47FD96B1D056954F3CE601EE7ECF8F7FFE623753DF7FDFFFFEAB28792F65FA7FFB7D9410002E793EDF5FB911F47C5C9BDDE001F6BC143FFFFE9077E63F5FBFFFFF9D6BFF5F95F97FFFF2DC0000CE17FFDFFAC521CA2F30429FC401EBF598FF7FF50045B48FEEFFFF7C44E1DE5FF3F97FFB3FD9005196F66FDFDFF523AD1011303F800F9FFCF5FFEFCF814FDCBFDFBFFFF8FB8CEF8DE897FBF7D38400024EE55FF79B9942A20711401F105F7BFED7DFFFEE07AFED3EDFFFFFE6D7FBF87B7E56FFFC77C002068F8FB3FE01EB094B88C99C6E30EFF779EFFFDDB8851CF67FFFFFFFDADF35BFF7A55FEF7FFD800406A2BD96DD6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h1D7A80E332F8008633FFE78BFFFFF2006EBDD7F9ADAFB1CF2F7D5FD63277EFAFE01082BAE8F90E861C37A223C2FC078C7177F66BFFD6F000E1FE7DFFFFFC33D2AEC7D956B87F1AA7B401E3DE19D69F3F7ECA641038710F087FFBBEEDFBFE9201D9533DFB9DF1304AAED57B6EB42DFA5EE00143788E5F1F35FB3D28C623FC0E399D7F7CBFFFFF487180ECFDFEEFED3F5AAF12FD7E8DDFEDDF900387FC3A0F2FDEFF15A44600B13DF4F7FC19F7FFFE84A805507BFE7FEC3E9A5ECEFEFF4FDB377B4A0606D83806027F7CFF18AD0107BE7FCFFDEBFFBFEF1BD807AEBBFDFF93FF5B5DE577B8DF7A01B7DD150C787BB5843BDF97EB6410A5EA9CFBFA8CF5FFF62EE0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h1A6DBF7DFD0FFB4A0DE57632D760405AFFEE6CA306959002ED9FF8B8C15FEEF8FFFA5ADFD7FFBF6025673F7DF11F7FE26CE54645BB96057D6BAC9BDA9EA0B4984A5614D842FFFF7267FF75FDFFFE77811F24F773ED5FBA492C511CE59FBD7B41F7FD37CE913F8883FE7F0651D07FFE43C1BFFAFFB7E7FE16E66EF7EF8DBBD00CD8AE3DCFFFD8EDF097D4A43F27C083D94CE7F5C40E5E238F8B5FD1EDFFFFEB9B367FF5D89EB135C7A47E92CB2877E9F4BF9F7B9F5F524C627CFDF8B0C5E8891E276FF5FBFFFBFD5ECB9767EE3A8F23F6E7AE6DEBF7BCADF0F5FFF5371AF43ED6DFF59A10803229ADC77EABFFDD9FF3D39E9E6FAC30B6C64765EECEFCE5ED6DE3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hF15AFED5DD9C8D08F3FDE9F29A7E3BA50EFD7FEFDFDEBAB377D4BE1D3FFBF7645F5D4542FCB654ABF5DFF7BA37470838E1CFA966DE78F974D21E3FF6FFEDF2FDD81FFFDBE3C57538BB6936BA12FF749FFEFFFFEF71DFD92BC2CDB950803588C404125FEFFFB6EE3C5877BF3E460D4705F53FF0AF8D00F78AFF7273FF7BBFC8C3057DFA7082C7F94C197DBD9EFF2A3740009A9A77B872F3A7CCF7FFBDD04F3375FFFEADC21E9DC2401FFE8F597E0FF57818DD6FF7FFB47F8BE16ADF40C4AB8F86157FF8E88CF1306F5F7FF8D29583E4B3BBEFD1EE7B1F4F3A09F3B7BDB6E6151D7102D38D0B725E1965AEBFE00A9BFEBE77F5BDFC5C107D9DBDB687E55F1F57E2;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hA820;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  & !\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hFF08;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~4_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~5_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h2A000040100E14E938884873E208510E5240007540228101002FC001C1E20DF6E5D43B9921C8900E00A02E6008194154140235E788A0807981110180A5400880400D884AC1EAC309048A0C8B98316E70000022884434A400B0A943DE0202E3DC1002042540222440901C4209006512D589B6F9116749A1082A80020400900003FE7011997409A5A00AD420082F5011250C01085889560408527209AA107111880000164049221037EF0881D3000F990000090041008A211A39802000315242046425E3155E06C96020001D0000000CF336450796509B428B441406088B3190C85FA1414012058810AB05F130FD2156E200004180500401F4DF809F0D42240810;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h80000022408008120EE480801F44833B44A6AB0668944020000005C2001002E394147C6B85D0A654466884A02542514C1FAA000123446044A0458051D458162000010010161245E7FA0115811005D0E4004235408A0104213D50200323424840EF0AF6D4E868680000020000006000963816C210A62800495520002030B413DCE22110141050D2955054A723679EA228000000C4208825B8844010CD1801270444D8A70E8A004801A48444014458009C2E656240B852BC4800004800004257856A0B4210A728581312425801741122A400081004206449511050CD22C50A48A0000021014813CF10A35094CD180522E8A051B53400448D4A00A40042018E00A8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h04F240E33424580D40C28010022F9FEFD57B482087084904154A4602CA0871110410A404034A511800380901C80509A122001022A00C7FF036F484CC384582A9A9F090D511E70C8A100A0042024704B108BAA04F58E2241588804400148878BB23CB4800C79024C2460945206B78D265000010001A00203090180183A80C1081411010C44000E245CF20304C384530013124169E87260692810201208004819801054A8800982402809440800000C41916A68802C790456C8891C0412AD1B9690000048000624D830CEF8153079C100054002020000003E048491048384D3802120C1D2A52044D1602021001041006C00E0509EE084124202134100000000801;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h23A401068790851CD85122C4EB3726C90000000000000702055A209016000282420A08000942216016494448384A28A2204AD42A1049D12A00000008801086240C2F57680A4100403121041406001291272423068710845899202B2D6EAA4CA500000000028000810682A8C8B6C80913400A48888980004004498C4858A2398500D3444091553718E0001400000010861D2D130861402044B52120015440129203246306871094401A281334D693D0E7F0480000000000185964BA217284801200088A088100404800510C0158E4E92901555882296C0F1880D220040000000006125AE2A9000800482440AA0804128481042308A70A00109510465CD493F0C7;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h022325124296400000004400164E45588017FFFFF00008F6606E07EB0B4AA600748A152089927E8200021250857EE440E12CD010002C21D5204FFFF7E148104670AF86A943491E004C95FE15EE3838282011790A8A71480C04082100031201700898FF8FC500045A796BF44842582200340254643326BA9200021021057A800280480800000001008210FE1F168000A90A8AF110621E40042624AD114E957404080AA0808D794482258A8080002000080863F81D000006B24528DDD4441412F8378BC695F41372C82047D0A80EEC121521000040911005224287F030800000124528C090C0001FFFA8A629765162D81404065A80004640404810000003110841;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h200FE000240082330528C34040003FFF76AFD28A931924400007A02086DB2960581901AC1420010212BF82100006020B8529E3D0C28A3F51A44C26F53389A908248EB04801B660454812003804000008A9FD00801000027C0027E3D00C4BC0012035D10829885251099C208081744BD7002000710000292443F81180200008830027E9A53EA00000E6E52EB6232FE400C11F6A0500AAC144F82800E15802821587E0030400105405075F6101A00000001C8A8A80C5050000103E0424D910103C500003C0004004F407C00208001C1000005B582140500000CB6C7211A04E2A28007E0A04A6C54A121800077AF00A085A068004000028100AE05A406101F50608;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h95802923E448100144FE5802662A033820805EF9F845138047800A400012FA32004A66C02FFFE0006800E487C082486800F5942D015526408040B914401012E41C000000001A0030C18B8EA07FFFF6071618D04FA818600441E18002CF5C9589A103F06AA0445D103C042144001C043439CB0A45FFF149BFAA2C241E805082CA01D8201E88C05E988207E01120801CA47400400000421D0008C023FFFC8001671A430BBE220108008B810415363A1A02028FC82E0F021A80E000020020030500084290BFD2291009847E501E095782010321601B59C197A1C41F90180600622922020480210B0411800080C2A9000802B494243D20820000078DA4166ABB0015;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h283FB41B1C40CC04800C000028020C80810D751550A500484000CCFD88154005061AE94A8D455536187670081C23A00204BC8001000206C10D75F80882100400E89067D8001C00080511CCDCF2A835AF20FFF00051044000083810010040404201F05362208410008243C6EA102A214000D05B6319D2825411FFC12A783A800019F18403000480829BC0000110124800C8510FF04118020C844E0AADD41169BE63BE0011C1F8000411E02041801488A23F8500480540100001803FF04B70014F4506B34256EC4F9467FC0325D3C1800023800000E0648C007C900002A010010A839017F88168001FA41AFCBAAA83333AEFF04413C782040076A0010186004480;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4 .lut_mask = 16'hE020;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hB2A445A2B62BF51EB6BE95F49DD325777DF73FADDFFFFFDFFFFFFFFFFFFFFFFF42A16F8A35A7608E4159461C49AC0AA56AC1720A222CDB98A6DCE7FFFFFFF7FFFFFFFFFFFFFFFFFF751E9071888A568132ACB4A5BE226D5924760FF5D5D36CEF9977BBFFEFFFFFFFFFFFFFFFFFFFFFFFCBE36F8E6E2521168934D34901D1B565958A620822160A2166A84F6EFDFFFFFFFFFFFFFFFD7FFFBF2C1A007193D995C0474D6D96DA2C48EA54AD9DF7DD69E39CBB57A132AF5DEBB77FFFFFFEFFF75B6D93A5FF8E68366E5630A2B25128A26B92D243475D77B7BEEA88985ECD56E7DEFB67FFFFDFDBFFFFFF6C76047997C9B1E9556951299251A2650D5DF9E69AED4DA8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h6EE76272B9B82D6EDFE7B7FDFE7AF5FD9BAD6BCB48364E17EFBEAEFCCDBC5918F36EAF3BED36F7778050B98D4447B7B576B2FEB6918DDAEB4B54B724B7D9BDF83085530776CA24250D8352CD5BDB5AB45AAA44AB2BF848DADDFD5BDDEEF6F55D2D6E48DB4036CA17CF72EDF949718AD2D6555D76AD75BDDAF75BE2D296073D276B4BAE6F331DAB9A96B1A634BFABB5E8329D164FBE9A5B596DDB249B76AEE6AF5AF4543D44FA86D895BD55DDDCE354ED276D95D6C8FC4A17CD66EBB0416DAD8D160552A5A9D55B75EFAB45E69B2A75277E63AF76675CB755F563CAF76E9B3DF0369934CFFE96F276D9F22858C6BBADBAB575B63A7CEE99D8819D55ABBDAACAAA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hCA9D357D95DADC8FCD76CBB563751F28060D95B2BF4CDACFDABEABCA830AE5555C62BAD54B757D49396FCEA27E2F26F0AA99348DAFBEE4F7F9DAF6D341AB6F71EFCBFEB6FCD412A27316850AB6DA97A6C5AA705D93BBD95AD926DBF7756D5F1D476D4B6DD6F6BABE2EB4EBFDAB6BDF5514CAFBAA992DFFE97AE69F227F6EBCF5A6F9378FEBFBE4DEF9BAFFB77F99F7EDB75F5486DDBEA5D4EE33025B52C251B6A5A964BDA9FF53135BA6FAFDBDAD5E776FCDEEC588EE5E5ADBE6EF7B66CB5FAAAA997AB62D7F2E99D5F635DBB746BDFCADFF57DFEBFBAFFEF4B6EFBAFFD7FBAD25BD3DAD5535EADFD754AD595240A9666F158E6EBE5767A752CFEABB7DBF5BF5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h2FDD7ED7EAEEFEDEDA4EC756BFEB556B6D5EF5AD59BA96A2B5FAFDBBEBEDFADBED7FDFDD9EF7EEBFF6AAEF3B3BF7E5AD25BF3FEDC4BDBFBE2953BE34AEAA6A99EF555B6FBD3FED76F6D5F6FBF56DB7FE1F955FDFF6E6FEDFFA6BD5563B4AD56BEEFAD5DF7BB5AF6555BAFEBBD6FAB7DB7BAABBDF7FB6CDABFD6FA6A0337FA73D35FF7FE9D5B72A5D5BAFEF75AD5D355DBFFFFDEF7FEFFDEEFFFF5C7AD5A53A7EA710DB7FCCC7FADEDACA824EAED0ABB6AD54B55AF7B5DF75DEABABFFD7777EB3AEABEFD6585A818150EE64C837B92F7925BD7D08A354944D76FB5AEF5CDFB55B7BFFFFFF7FFFDBDE77FD7429A6AE549609011F376A6EDAD6DA4AD5A2182B42B2;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h7F6FDBFFFBF709EFBBFF5B6F93DAFBE73D597CEE766F371D6FFCAFAF6A9BCDFFDA73FFDB6FFFFFEFEFFEFFFFAEAAFF5557EAEFB6FDFFB779CEEFF3D73B955CD26A47B56BEEEEBE7F6FFF7FBFFE7BEF7DFFBBEDBFFBF5B3FFFEB7F75F3E6BC9DEB9B4DDACDCEABB799F9A5AB52B76F3EDFEEFEBBB7FFFFFFFDBFFBFF6BEDF5FDFABDD7DEEEDB67FF7EFCBA7D77E955DD4B479EB56DAAB9EFEEADAFE7FF2FFBEFBFEF7FAFFEBBDADFB77FAEF35BFEFB55DDBB55EACD96BE36BAFA6D35BA5BD7BFFB7DFAFDF5FEFF7DFBFFEFFADBFEEDAF7DDBFBDEF6BB6DFE7EEFAAB5B6E9F95955A6DDCCC7AE5FFFABEF6FB7FEE7E7EFCF7DFB7FFFD77D77F7AEBFEBFDEDF7CFB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h3BAF7DBDD366EAEDA8D752B3AE9FFADFEAB6CB96FFFFFFF7FFBDFDFB6FDEAAB5FFBF77EDE7ABF70DCCDAD353AFBD7567977D95EEBAFFD6F5B7BDBDFFDBEBDDBFEDBFFFBFFBFBF7EBD4EBDBDB7AFCD9F277AFFDBCD3F6BBF6758AA253AFFB2B77FDEBFF73F5DEFFFF7FF76FEEDEBEDCAF7FD5BFB6AF37669D8ED3D67B2EDB5CC98647BFAAEFCADD56AA3D26DEBEB7DABBBFFFFEFFFFFBB6F3FB7FFEEDFBDDFF66F13D79EFD3FFEAB6A178535BF89CA9ABFFF7FDEFEBFDBBF7F4ED7FBB6EEF7B5A6EDAABFAB5B7D3BD2ED3CE3A3EDB956B55126E2FDFB5A6AE55AD2B776B77FFF277EFB77FFFBDFDADB7F7FDF7FEDF7F4ED37DFBEFD56EEE939C95ABF92ACDDBF9;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h7EEAFBD5DEAE5CBFFBFFFEEEDBF7AFB67B6AB75DDB6DB9F7ACDA9C787E9FD66DE268EE9AFD522AADD6BA8DBEFBFFBF97A79DBFFFFEDEF5BF6DBFDDEAB5B6D62C7775F7AFD976ABF64D4A1767B589BBF39AA5FD77775DD6FFFFBBB7BBAFF7DED3B6ED77FFEEDF3BD78DBF7CF0FE9B5455B483ED2ACEF6C4166BDE45D9DD667AFDCCFFBBFFFB7D77ECDFBBEEAABB6DFF7AFF63EF3F6967BBBB68FD428949A9B7D78A737D7A76FFDB8BFDDFFEB6FFEFFD57ED57B7F755B6AEFD67FED8C1BED9F54797A2B3F5B45748AD74CAAAABBF94DFFB1BD637D6EDBF5FFAB6EB5F5DEF5B7B4ADCCF6F7E79E6BABEB0D7CD0AEB795536D3ADBF7DA1776F77FFBBCF7FBFF5FEAD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h6B3DF6EBB5EDCDFFEBB49299AE9BD5754EA86A8D00A4B55AAEF461066EDF7F58DF7F7764FEFFDBFEADCEEDB6DEB6B69B7DDB7D6EFBEEFFFEC154AD71545344EE5B8BBDFBADD516EF7B737AFEE7AD7EDB5A735B7F6F5B6D6FBAADF6FDAEDB5557260AD526DBEDB6BDA6BA82AAB37FF7E5FF7B7FFBBDFFEB7DAB9DF6F7BDEDBBBCEDDB5DAAF3AFFFEA9BF428DB4516CA68A9AB7EBFBFE6773EFF6E48D6DF777FEF6EE79B5ED6F6D4D7BFFFFFF76EDB5555000B0F05B2CB4515155555404519DDD3B77FFFFFFBDDD555B2556DADEB5BFF6DFAAAAA8ABBAEAAAA9B6520B6CB2DB6DADDD77FFFFFFFFFFFFFFFFFFFFFFFFFFED9BBB6F7BDEDB5B76FFFFFF76EDB5555;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5 .lut_mask = 16'hB080;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hCA511FA9DD10040440028A80BD14C982B96B3C8A00E0ECBFD2566543F8453BC83FFC94ED28002181A9429ED3F3C85A280197D0011FDE6E5220BDC37D81B3353D8898F002F001EFA3FFF01A608150055046A0BDCFEA8021E0164BCA0639FD5FF240DA75510006E77F6231C909E8005F11FFE40CA8850090213080335F8600D7E86220600B5DE80F7B45B79AA90078907D0479C004E0007E23FF881613D401C1089D086FBC04045BE75380E005FDE52B37535748705001ACFE28E39810C003F107F67953A821932BC56200BFF80084F3DCC0C08039ED51BA3DA5FF60A28021E8F984D38045C228705FFEFA7656842081FA8D017FF00289F7FB2082203DFBC3F8BC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h594A11E9AAA5F5FC21A710121119C0BFF8FF412CFE070B05500EFFE00013FF790208085CB94B1D1B53B5E2B3214F3DFA9B46A0050051A03FF7F58CD3A590D0D1343F3E80886FFFF4082119FD5E050D46AA36DF394718C5FD078C1002008302FDEED5590EF141202F481EF32B02DFF7F251C411AC6BD343523DDB60A772AA7FF26E2C0000216A01FFDCE04A67872F0008A05AADB203BFF7C4814051E4FF9A41C1E954DADA163087F41508100401C403FF3E45E58A9091801E053148050337DFA860014CC773234E14D7EAE32A3BC5EFC0EA140088404017FE7C06DAD54241E0000E761538143FFB15C4C2DF86B08307426D3A7CB51644BFD44D08080A010D0BFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hB26B2184004180103C834060263FFC368A0F5BD4D82B731750AD85AAABAABF819810A091428C3FFBE174DBB28129C401600800C070FFD9D728765B956190F95ABC5B724B34CA7FD76200018401257FF7649105040400003EC10201C1FDFFF2EE38501BBD4AF9F07E8414BDD2E36AFE24151815812013BFE840021110019541FF8028090FD3FFDBB82DD879B37FDE44FB6E3652AD2ADFFF0A80800314416C3F0C12E08445041403F60000423FFBFF9F541AD953B9FEC3177E1ADCBB9B555BFCA5521043A102013E992D0B310000BA0FFE0000147FEFFD0CA20E597DEAF7039F6E254B4C64E76CFA102020061C20777D44843489020651FF98080045FBFFFE7248;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h4DD1ADE37371D8E789FEFBB751B8FC2D54408D5DC7A8FE8D5B480088C93BFFB000041FEFFFF8290000516FD8F8241AC3149D88CDE6F470A080810C0A0866F806600000120303BC2040123FFFFFC24912797EEFDCF01412E30767AF50584CF95A28001BC28695F080900000211893F86002487FFFFFA0801258716F4DB010E2F308F8515F6F6CEAE14188D90C29D3E80200042002EE03E0012001FFFFFF010C2CDA7D41848032AEB72F178AA1B5A838881003902044B3CA0108010008D903C0404221FFFFFC2000273A2C7D8C81082DB20981155C4A54F7D30503B2304507000010000600618702050807FFFFFC005207601C3D2C0B0A84420B0682A7F6F91F04;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h459916A241655154451A4AA126AA8AEA919E9F66AA8FF7F6BFFFDFFF1AA4A7FFCD99D867FFFFFFFFFD6696AAAA996A6A9A9A926452A6929B7FFF7FD9A1ADE648AAAAAAA2662A6AA51AAAAA656510054656925946255A95111645445459AA02A1AA61F7EAABF7AF799FF7BFFEA9169EFF9A6E22FDDF77BFF911689AA9A9A5A9A6AA9A4118058929B7FFF7FE88861F9A2EAAAAA8088A52A1A2ABAA2A454508558418654692455991154554110416AA890A129F7E2AAFDE76C79FDF7FF4AA867FFDA696697FF7FFFD2A45895AAA9AA5A68A659955510492A67EFF7FE9A66A7682AAAAAABAA62AA21A46A694A565505044145151129A9126864952445551544A6B88;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hA9B7F9AAFD6ED99E7FAEDEDAA4A9FFFE99FA9BF77FFFE456A5A6A9AAAA6A956AAA226569912A5FFFFFFF5848D7E0AAAAAAA8AA22A926AA1A2BAA95550808414114112AAA56A94154A5116A510946AAAA4E7FD2A5FEB9A3BDFF99F9E8826BFFE5A318777FF7FF6954595A6AAAAA95A9666A5595569265FFFDF664A89DBD2AAAAAAAABAE6A5A9159A2A5A99555119554501145AA64A2A91405591655A5581A5584B7FE6923E6BA497BFE37E2DAA697FDEA69E1DFF76FF65556599AAAAAA96699AAA9404884649EFFFFD86A05FB922AAAAAAAAAAAA8AA1165AAAAA255542200450954965A95AA924550185140692545166A6FDA86AFD8DAA6E7D96E483BA6FFFF92;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h266BFDDFFFE9659559AA69AAA66A96AA9655956A15BFFFDDA281BF666AAAAAAAAA88526AA6012A88AA99A541888554116986A108591A195512141584551555A2BF65299F4BE61BEFFBDE2ADAA57FFDA66E9DDFFBFC5945299A9AAAAA96A569A6A2686A144BFFFCAA0D9B99A902EAA8B2885886A6904518AAA959015512215655549A7915505549442150644016A56717F7AA92FFA7A8631FA7B1AA98ABFFDE2A937FFDFFD8516591AAAAAA66A5AA6AAAA9590A599BFFF754DF7D4212AAA081A8A6A266AA0158AA2BA691A0510455209425AAC4505488555000411951414512AFDE6129FC9E66A6AE6F6EAA68A7FFFD917DDDDFFE095A5A9A89246A12AA99666A;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))

	.dataa(gnd),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hFC30;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h12CA3004855000A898259082720408280011101002204022405098A4589D900144C03B25AB4C0F38EE2A2004154292A004427800A25080004000010000052A84A00A020225280050132EC4D65232F08B082A24094EC1B9288000908768052201088000500A904052154120209040130A44912D08ACCD0E6816B54A1DF411D69D0405261C954028A028044801202284000014008804440160237512751252A11700080002CC005682909040B240050010080001900A881144008294282081028B35026C90AE4C1CC0060004030F45378B267020142650C32544000081082420203220400008385A649E56132B590AD03D141148110E821B0609008091418A09F0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h10080320A1012402C5090588018A881961904C50A4F02F8404C4944C9160154410090137847187680020895494001B890028502100513420B482B1964A0210F3523462A262180881A2B16401022C03F05080000228F295225FFF22F4F452910A87E504709557C5140493159920180010210F9E54434074E8E046354D0607C1F7FDF7CB5F7FFFCBFFAFF0F3FC020053238840A8044824C14994602480ABF2BE07D61E6FFFF89FF7FFFFFFEEFADADFFFFDFBFBFFFF201B1CEF111405219104911453129501001DFEC6706FDBFFFDFFFFFFFFFFFFFF7AF5BBEBF7FFBFFFFFC1FFFF2C82224242048CA508C550D37F466F9927DFBFFFFFFFFFFFFFFFFFDDFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFF7BFFF8251497095802252D5182A1400B1146550BEDDFFEFFFFFBFFFFFFFFFE8FFFFFFFFFFBFFFFFFDFFFF580A248A204A988A2222A54155056B14458522865B555145FF4BEFEF7755FFFFFFFFFFFFFFFFFFFF236552555522452119495096285090C09A7ABDE9683936324D32125190BFF5B7D6D7BD96FFFFFFEE441088808A912254C4A40A4946A7292D408D585F5FD5A98520CDE92EEFE9AD5DAF7DFFFFFFFDB71518C565324048590A32155132911056932F2027302160D5569D3017BFB55EDBF7F5EF6BB5BFFFFCDB421002842E230420815324882CAB2148B0DF988EDC972A69724FE44A57EF7D595FBBBFFFFEDFFAFDA847A84B9094628B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h2CE4E927D2949E12864065712368B3960BA01B64B8B2836EB26EDFFFFFFEFEAF2328052022A10928A31B8CDA8A5121EDA92B120DD8964CB9645EE49D074DFE22ABD5FFFFFFDFFFFE8885A84C880CA49558C47364492AD4025494CDE22FA92292D363176BF9B2019D5A3AAFFFFFFF6B45353815A24A524944A209AACBA4442B39234A202680045CD52C9AF9B4564DEE66A5C52AFDFBAAD6FA80828259258880B1453455356977FEEF54215F995BBDCB3AF76ECA9F55F651196A2ED5131C4929055255588552553604B0C2A8C82283EFFEDF9EFBFFECC22AC6196B2CF2EA11AAA494D508C8C3B6D6FA188543765CAA48DB4E18B7279B6855133040AD7BB77995B1;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hE10082A00140004003543FF02CD0111AB02D62D3F2A0C4F59FE8114B0F0C0400DC8AC00086000201005028088010000806BEFFF01840000E2F2ADC20354B3D21FFD20616BC080814F88184080E1000060900020220480000023FFFF5DD814652D028421BE831466BBFA008A67229400BF12411001400003B2040082080204044026FFEE601E3108174357F2C4DC8A907FF202140A00B0107E102240014000070052102205280E00005BFFFCA88CF80CD0929848B8262752EFA8054528B01001FC000000204000192800028000800001083FFDF8422525113AC2A6B7401EA0A9CF016412104067077A43088020048125004A400852200000027FFBF8060968AAD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hA2DDBF8244573539CC801C8440A925FF8142000602F0060050008000888010001FEF7D0C0390B712AB0ED49C0928E8F3824003B0003B8BFF1601820402014825012824A94500E4504BFE1C01682A49ED189B5924A48A96770280694200480DFE26AC00063306851050020000028001001FFEBC0963ECE019471AD39B502968C637C902040120178E7D1202019410408500A802815020120027FC7803CEE215ABB08F0964B4DE94092900ED0840047B17FAA90000D0028020A00100002000C88015F9F807CB69D5D18E1E46148AB21905640214084080E407F800440000280084021000050005764802A0D10784CEB192F06854292C5F00008E55C15B6801D01F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hE510008280400020A00A88C0209FBFA540118008E5142D51609A500612A058135501A8222D100C3F9A80400002A000151210211A0469FA82041000056348C16639A9A3052D4AAE65825620076801A87EE011088830000110810A800040028414068351614830262081DC780A09220232DAC001525C0095E918800000224024A2224042100027120A4977CE61C869D00541BB0B3320F95C0625F5091640061024C000080240044A1009010824D788000118E19C60C00C210B8A9A34A89A756BF858B8020E8164B281200080110150D008100080140840120A0C618C6AC015C009029C054752D51CFA05245210366C042440401000C40109A08811110112128004;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h9E35080AE00A03434EC3024C6565E5707A88803802400508802B01420004009AA0A2BAB4014022100F231951E92A758F913645929D8D158904D1841800000D0227E00020103A8A0144944141C400894053808C508E0305C52C56240B6AAA3A66B335115800011083AF804001A9F2B8C20A400A0022FF002009C0DEB486006BAEB4D00175A936A4BAEC8206400051C03FFF440088478D0818310800422FA0888A0083DE2DB0443C594930408017215A410350025C200380741E81243F3B506041EA800517700A450001A37015027945C150CAA545CCCA096CF40800C8C013EAE28E540C70F48500A68011401FD5440040028A4303C3ED3202926D4AB2AEB42281;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hE020;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  & !\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hFF08;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h44A4928915AC55FB4B2AFF7D74492905A6B53C9956A9AF64B167495854AFECAC477B34B7FBAEE412AA536966AA437FFFFCEFFFF7FFF7FFEABD4AD66BF9DD559FCA91B4AFE69217CBBD04CB4DDDFFF3DF577EDFFFDBFFFFFFFFFFFDFFFFFFFFFFAAE56BD55D77AAE9366EDFA50AC2485D42F56CB22759DF7FFFFFFFFFFFFFFFFFFFFDBFDFFFFFFFFF572F3C3186D46D3AD9AA68F6E1BFB7A6B9AB525DDDBF7FD5BFFFFFFFFFFFFFFFEFAF577BB5F7FFFFB9B0C2DEF56DAAF56AD1B7051A80E8D25555653677F6FFFFFFFFFFFFFFFFFFFFFFFD7DFDFF7FFFFFCCA22B6B2AB97748A36C6CADE4DE074D33B4B4D48CBFEFBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h335C9994A9ABA8B2AAC9B7525323F8B28AC60D2A73EB2B6F6FDBFFFFEFDFFFFFDBFBFFEFF7EF7FFF58A2665826B45348A176DD91ACC897DFF559F6EBBFFDD5B4B2AF7FFFFFFFFFFFEEB765BABDBFF6FFAA5591069169C4361FBD685CFA2A6A68F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEBFDB200456E92D8E33DDE262974B05D7B1DF2A7BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FDFF56AB481410210CB6BDDE7934BA284E22D3DFFFFFFDFFFFFFFFFFFFBFF7FFDFFFFFFFFFFFFFFFFFFF08112441C2DDF6DBD775D4CF45A3B1BF6D76BFFFFFEFEFF7DFFDEBF7DAEFFDFDDF7FFF7FFF7FFFFFC14409341560496D6DAE5D103D584F55;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hEFDF455DFFFFFDADFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEF2AA8A492A25D96B6B542D4AD856FF5EF5778ADF776FFFFFFDFFFEFFFFFFFFFFFFFFEFFFFFFFFEFFF90055605592A15D45B3C0A5275551B5AFDA6550CAB2DDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDF456280F0A4B5D26BEC8394AD00B8EEED9695AAF329977FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28085A0A0A922FB513583352DE0FB3BEFAEB548CD6BAD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF929201E4D148B2DBC826CC2421B04EC34D10A9713B6FBECBFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4949AC152D451F6469D1219AD64D733D73EF568CCDBCEBF52B7FFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF2454234032B4909D248AD545092288C48C10AA6736E75F5FFDCDB773FFFFFFFFFFFFFFFFFFFFFFFF52A2D8BECA094B629244221074D976B3536F55A8EBABA5FD5376FCAFFBFFFFFFFFFFFFFFFFFFFFFF080A060020EA28BC011349D78B268B49B590AA5F5C5D5FDBEDBD4BFD6F9DFFFFFFFFFFFFFFFFFFFF56A148940513914B54490428649972A4D8AD12A0A3AFEAADD6CB76C3F5F6BFFFFFFFFFFFFFFFFFFF0090B559402CACB41924AAD79B268D522736EF7F5D52AFB2577E99BEDF5FDBDFFFFFFFFFFFFFFFFF6B256F063AC7F04B84925A14249556E5C9E82501A22D5ADFEBABEFDBF7FF7FFFFFFFFFFFFFFFFFFFAD5E907388289B74;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hBB97AF75A7E96FADFEAEB57DEEDBFFA18C1713965A4092518B54D1C9FBBD253D6DB76F37D7F2EDDFD65AF36B7A36B4F7B7FBFFF7BBFFBF5E57ECF4ED21385926745B763D1F24D2C7B6FAB0D96B2DB6A46BE52EDD95CB5B19FDBEDEFEFF75EDA9AE7ACA1AF6C68091014E8DCBD5FE2DADDF654F5EBCD765DBB53BD566EAB5EDEEDFEFFFFFDDDF5EFEDFBD77D50B697548B9BBF3742E05D257FBDAB2A953A9FAAE4FC4FBD93DDE5AB3F77FFBFD7FF7FBABFAD6AAECED9E88AC8F49AEAFD1FA2DBD2DAFCF77FE576553B17F952FD6A5B75D7FF7DF5FFEBD6FFFFF7BFFB7B75AD753DDEED9D46F27D357F2DAB1AB47F9BFAEDECD6ED56D7B6AE6FDDEFBF7DBEFFB6F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFDFEDF5ADEEF75EDB79DBE7B555EBDB90D254E74BD56545525B2B1BAABADDD5BDDFFFFFDFFFDBFFFF7BB7DEF75BFEB775DE77B97EBE3B2D6F2DAB38B53ADBBAADA6D5E469156A7ADFB7BDF7F777FEEDBFFFFF775DF5D7DD9EEBDAF697FFDED7959692D75AD7A76FF53A149BAAF295912FFDFDBEFFDDAFBFF6FEFFFBF7EFAB6AF3B565EDED146F686B60ABADE76AFA923A8DD4921312696FDAFFEFFFDDFFFBFBFFBBFFEFAFFAFEBF5D6FBEF437EF529F9A568CD299D5257DC5E2035150D49125BF6F5FFDFF7FBEDFEFFFBFFEFBBFF5DAF6FBD5BED896EEC57B75EAEFEF6FDAD2BA3B680E8B136DBA5FEDFCEBB7EFFFFFFFEFEEEFFEFB7F6FFDD57BE91749A53EC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hE5EBB9399DD256DCFCDB6D0224CB555ADFF6FFFFDFAFBF7FFFDFFBDAFFFDBFBFEABFF1EEDBE769BF1BB5D7D5F26DAB6B1734D5DD9351DEEDBFFFBD5EFFFFEBEEF7F7BFFFBBDFEB7EBFFAFE292D5AC6F1F45B2B7AFDFAF6D4E8CF16715DFE6516F6EFFEF4FCFEFFFFFFBFFFB7EFFAFDEDEA6F41F6F6AE335DF3A2F561A229292F3734F54EE609BBF7DEF5B7FFBECFBF7EFBFDEDFEFEBFBFB6B5B9FE8B1B454DE35F9DAFDE9DDED6D0C9CF09BB3DF6D60A6FDFFED9EBFFFFFEFDFFFFFFBDFEF6DBEA4C67F7E5BAB69DE9E7D0216221292F36B0F65FC6AA0BFDF6FB6EFFDD7EEEEBEFDFFFDBE7F7DB6FB5F3BA289ACD57E7BF3B6FDFBDD484B5CBDF49A57BF5F512;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hB7BFFBF7DFF7FFFFDFDFEEFF5DFF7FFEDABF5FF7D53B393BCBDDF76B4B7AD6DA7431F63CD65A4F7B6CB6DF5EFBDFDDCFFDFF7FF0FFDFEDBFEFEBEAAB6EA4D7FF76EBDDF5E78C9927CBEFBBE377F775965FFFBBDB7EDFF2FEFFDFFF0FEFFFFFFD7BD5FFDDBD7B7A55DB55FEDFDDFF7FFB5432C635BCAABEEBBB9BEDB5B7FB5FDFEFFFF0FFFEF7BBAFEDBFAA6BEB8E97FFEDFF7579AF6EAE4DEBFFBDFBEAF557B5EEEAB677FF9BFDFDFFFB4FDFDFFFFEFABED7F5B4BD7568F75ABEFFBEF5FF73F69634DEDE7547BDAFAFFEDBDD697636FFBFBDBFFFFDDF6FFFEBFB7EEB569AFF7EEFF5F5DB7EBDBF5FFFFFE77DAAFAEEF25515ACB57FFFFB93FDD7F7FBFFFDFBBB;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hB800;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~4_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~5_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h37BD9AED386EBFFFFFFFBBFFE9B63A3F6DCFDBFAEFFF75098F909014F4B558FF836520115025DF2CAF7EF5EFF8BD1BBF1ED12FEFFDCFFFE896357FE5BEB7EBB98B5069422CB6E1FF036801CA00E5BDD3D9AED6F475BAB7F3FBF7DEFFFCEFFD81D3491F77DAFFFBA5869403B5BDA5DDFA01F90A9184786D2F6C7B779EFAF57FFD7FB7F7FFFDFFF6780CAFFF2F797FFF54F5650C421DE12D93019B02AE21B8BBEAB8F25F5F73E6BB7DDA757F7F7F9FFD0552987FFFBFF7BD4DAAD62229ABEBDEED0060090A0AEC6C17FE3B8F54F272EDEADEFFFFBF6EEFEB59AF67FFDBFF7FBDEDBAD71D461FFD975D011180802FB5B7EEC9FB257FFBB9BFBFB7EFFFECFACFE7A6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h5695FFF7FFFF554CFAD52819BEF6DFF79F00000067EFF91D56F35EDD78E4D697A7E6FF4BE7DFF939A95FBF5FFEFBBDF46AD6142728557AAF0B82C100DE5D32E79977AFB377099FBAB7EDFFADEBF6D6C654EAFEBFFBFFFD83FFD8180F97FFB29E1F820067F57BED2BE74FDF7D7A8BB428FFDFBF32FFFFF45BABFDFD6EFBFB3778BFD8065E5D027FEB001890416F8AB2D7BCBDD1FAD7553EBB07D77EFE23FFF5AC51FFFCDFFFEFABFAE8A0987FFADFBFFC6011756EBAFF2E7DCB5BF7D52023EFC2AF7FF98D3FFFAA1B77BFFB7FFFE3EF7FFFA427BF9726F7FF70912CEFCD35568F77BFF7FB0022956DE7BFCF041EDFEDE4EBFFFBEAFFD5EFF51FA5AED3FA7ADBF7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h487EF6D57BEEABFF9E7DAFED1801ACC79F7D240207FFE87BD2FFF7F7FFED05CDFDB0997FF7EFCBFA17CF537FED79B687AFBA7FD03800D1BD7F3EDAC29FFFD78A7EFFEBFFFFE5FFCF3E747FDD3BFFF413C1E2CFB7D7F7CB6EAC7A5FD830006A565EF97F804FEFFAE49BFF97FFFFA3FBCBC620F4AAFFDE27EDC5C3CACF6A8A3F177FE6CFF0500AA1677DEBF3C6DD3F571E7BFFAFFFFFBDE2F7773DEF7FF33FFC9FE49F347BDDFF9FFF1CDABBA0C004E5FDFE65D7C1D26FBC6D36FE57FFDFFCFAFFD694AFF74FFFFFE23B9C89BF65A22E58FF8E9FE08006685E39DBF5E5F7F6559ACDF9BFFFDEF4DBEE7F79442FF3F7BEFFCB53D3FFDF7FF7DF33725BE10000D7EA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'hCFAF6BE4ECFDF2595FE767FFD7FDF37F7AE6BAA8AF3FFFFFAFFE323D2762CD78DEA51680420082C9D5DFFFF6DBF155ECB1DFDBFEFFDDF93EF2BBF7F772FFFFFF5F6F9AEFFDE4FFBF76CA320008070250DABFEF6D3DEFAFF027FBFFFEFFBFBFBDFF740801BFDF7FFBDF3F3FDBADCF7B9DFFEEA000000901ABAF7D9654E35D7FFF6EF7FFFCFDBB777D65EFB25D7FFF375F27E2F7FF2C67B5D379F0E400010A8241B8FFE58B7CF6FFFED5EFFFFE7FEB7755BFBFDFFFFFFF8AFFF6EFDFFFB8BCFE30BA7800002002002BD3FADED9C1EA7FFDDFF4BFFF1F9B73FFBFFFEFFFFFFFFFFF1DCE5EDA6EF77EC053E00000400040C06DFDB1E6BF7DFBFE2FFB57FE78FFBB5E;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h55F27FBDFDF7EAD24FFD0EE5D7F30EA69BFBFEEBFFEE99DBFFD03FD8080030001A230444C2076DE1F9F6919AFE9E1429B8A9D9D372946C3C77FFF857E5F66C2D97E0333424001C4039305260040611836FE95D75EF694BD6A2142D4F95EB90F38BBFF779FD73B5156BC33DD612000D0030480680000600077FBFAD7EDD4AB8E9BDAA84F80840CF48601F7DA1FFFE768BF67EA2B700000380288D16102D8E200577FFA895EE979F53765FFB8567AB20B7D77466D95FB3B56F5F7EDDFFC40001800A981C80A1FC301FFFFFE2FEFA5FFD7E8DEFEF6AAA4C95E02ED65C67EBF73952DDEAAFC7C0900080467A0C8500DC811F7FFFB05FFDFF8EE33E6FB616309F228C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h573F378BDF9B189F7B7B57FFE000080082591401932B81DFFFFFBA3DF7FF77F9FB1C9F494A5C58A32A80D0146FC8FC78D7F53BA99C20100302B85D022223819FFFFF7FFFDF2EDE8BDCF6A86BB572055DD7559AA91EF453F69DA9FDF6FC80000700F508010217855FFFFFFFFF3E97F565EB4814BDFEA16AA4289A7516D91346B0FD57FECB6E00000201AA180000210CF7FFFFFF0EC1558AD4199353FFBF7C102A8275082BBEB4A3AACB4FFFB6B7800203C18099C0052D03E4FFBFF5ACFEA52B4A8424DEDDFFADA644AD10E21FAF5A5411F8FEF6DE1E80000EC78A300112E406FE94D4CBFFFFABA7B57A8DF7FFFF7F695252AE0A0160A110A4B7FFFC6FEB30000B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFB05B0004BDA01BEB3B53FFFFFF75ED491F4DCFDBFADCDA90850A2A81112860CDFBFF3F715F00017F702501005B86FFD4FCAFBFFFFEB3FFBEF59EFEEFFDF655C4701D52AA48C7061BF7FEEEFFF88207EF64550002710FFFDFFF7FF6FFFF3FD1451E4DCFDFFFDBC40B8B14A4512E30110DEFF6BDFC48E006E6E22600056337DAF8FFDFF8FFFFFC8AB06927B4EFFC752C61334F4204A98AD0CFFDF8FF7D5D72027F4420001FF67F6D9F5C7FA7FFFFF73C3E943BCFBFFFDFD75559B6D0B85020280FFFF7FFFAF198008F000080CF8637F69FF7CFEBBFFFFAC1A55F7DB4EFFDF7FC85B6D87EF2240A021F7F7FFFF7ACBE001D0020001F1BFBEFAFFBF7FD7FFFFC121;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hC96D2DFFBFFDBD43AC9F56E0348A0814F7FFFFFDF8ADF001F000000FE1FFEFE777FF1CF7FFBF37FD4BFFF74FFFDFFFCAFB6B0FBD59102240FFF7FFFDE7FFF801D0000097D13FFFF7FB7FEAB9FFFEF3F3936D6FFEFFFAAC8F3CFC8FC1D8048012FF8FEFF7EFFBFC12B0410037493FFFFFFFFFFDFDFFFB3EDAD7FFFF5FDFBFEEF5DBB03755C8A000401EF7CFDFFFFFFF09A0026CE39C3FFFFFFFFBFFDBDFF4D7F7397DEFFFFFF3EDCF3E755FF4700404000F37DF7FFFFFFF85200205DE843FFFFFFFFFFFF3FFFD7ADD93FF7FAFFFF03DF1DAF9EAA5920010227B29DFFBFFFFFFFB31EC25E9147FFFFFFFFFFFF7FFF6FFEECDBFBFFFFFED563FB842888680200108;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4 .lut_mask = 16'h8A80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h80902480040FFE104400A4926CAD1519CAEFA3738BD9E8E642000100000000002580002090000010120100125155E0AAAA9552491200C8C631105CACF46EB7BD0000000000000000900000000084108200441240040BFE44014808A4C9B636314ECBA3532F954CA680004000000000120000004000000000240040094124F9215422A6111249814C91345CACD16AF37B00200200000001000000000008004104010805001442FE94889510CA48925AA3644AA3532E9F1D95220080080000040000000000801008204001005240117F4A22404A14964924581BA55CACD160EAEE000000000000000000000080010100010820480002882FA085152141212A9305;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hC45882532E9F5553002210100000000000000000000000080002020490215FCA504088925A5448F233277DACD162ABBC020000000000004000000000001022401240004004040FF52B1424248503260D8CD082532E9D5C4B2000004000000000100000000801000080089011215123F0802A524950D8D962712D79ACD166E3B6044421000000400200000000004004040000010000044BFE24808112252602990EC286122E991D698000000000000100000000000000000009120044951094FD912554A54A496D46D13D71EDC166EA960110420000108000002000001000000880004800004202FE4A480208912490B12C820C103E99556D0800000002001010;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000000000000040000001112408507FA49548A22492460C5375E3AFC166ABB2400080002042000082000000000040000842000001210A5FD24022154A4929D3888A1C503699544D00400424000002200000400000000100000048445008212FE91288801124D4287661A32F4966ABBA080000004404400208000000000080001100000004828817F445115544920295019E58C0B69955454082000000400400004200000000001000000109001002ABFAA84A08AA495942DC41273E4966AABA00001080880100202000000000000000200908201240A805FD14A0A210A484B523349081A61955550004000801081000000020000000000000402000400A0152;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hEEC209144A12320894CB6D6E59E6AAAA0880410000000042010000000000008200000089010024097F31524921494966AA24929126195555401000104010400040020000000080000000040010528124BBCCA4A294A492904552492AD1A6AAAA0400900208820204021000000000000800848000020014825FE209084212444732ADB6D52E5955551124008000000000000000000000000000001109208880109EF964A529492B28480000089124AAAA800000000000000000000000000000000000000004222AAA4F7A925294A4909327FFFFF76EDB555500000000000000000000000000000000000000000000000127BE490842124A48900000089124AAAA;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hF6B693F79F37E55FF676C5640000088492AAE7CB66DBDFED977EFFFFFFFFFFFFFFFFFFFBFFE7F2AF69FD6E1CEBCD5FA56FEB794CA880002248511876BB7EFABAFDAB77FFFFFFFFFFAFFFFFFFADBF7FD7B7BEF7EFBEB6ED7BB4F68FDD84840000020447DDDDF7DFEF57FDBD6F77DFFFFFFEFDFFFFFF6DA5BEDBFDFBDD53FBFFA4DB9F76AA6A56892180012022662CBABBFD6FD7B5EAB556F5F7EFFFFFFFFFFFC36F5FFFB7FE6D5DCF04EDDFFFFFFBF7B4AA0008890993454CABFFFFFF56D9910AFFFFBF7FFFFFFFFEB5EAF6DBB9B6EB58FB77EFFFFFFFFFEAC432000000481253DDBD3AA9BB566EF7DFDBFBF7FFFFFFFFFFFFDB7DD6FBF6F58FDFFFFFFFFFFFFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h7EA240000200488424DACD7645AD9B2AF6FEB6BEB7FFFFFFFFFFFFFFFFFD7B12FB7FFFFFFFFFFFF78174E000000000288B6D2289B4A26495BDAB5DDFFEEFF7EFFFFFFFFFFFFEACA58FEFFFFFFFFFFFFEFEAAD4E9404200024012947408110A4AD6D5F77DFFFF7FFFFFFFFFFFFFFBDFDBBFD75FFFFFFFFFFFFFFFA24B1242080015484B924284A0206B7F5FEFDFDDFFFFFFFFFDFFDFFF7FFD4BFAB4FFFFFFFFFFFFFE5D7B46D08C01000120491000090AFD92EAB97777BFFB7FFFFFDFFFFFFFDFBE977BB7FFFFFFFFFFFBE5D4CFBEA00000000524C82444404ADD354D99EEF6DFDB7FDFFDB77FFF7CCBFAACDDEFFFF7FFFFFFBF365644B1401000000025413014;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hBD66CAA26E35AB757FEDFD5ADDEBFFFAA30FF7FAFFFFFFF77FFFFFE80B2E66373400100800120200C6B9755D81DADDAFD57FFFF7765D7BFFFDFFFFF7D7FFFFFFFFFFFFFFFDD51AA26592C82800017D107BD7BFA27E4576FD7FFBAF4ACBF3AEFBFFFFFFFFFFFFFFDDDB5FBDFFFFFFFFFD94D87B23D08002A0AD3DEAFD81BB4B2BFFD6F8F9340C5B252EF5A57FFFFEEDF76DF6EFFBFFFFEFD6FF37A44942800800DAD6BFD77E44BCFEAD7B0706C3F3A5BAD5FE5BBAF777BFBFB69BBAB6FDFFFFFFEED97BFEBC5200446F5BCA6EDDBB43035284E8B13C0C58452B6BB4572AA8E5FEDB6EEFFFBFFFFFFFFFFEFD5B5360BBC490EA75B163ECB8D8AD7B154C82D2A6AA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hD4FECBA89557152525B33AABF7FFFFFFFF5FFFFDFDBED6B2EF150A4E9C1345265280A222692911540B5FB4D6F6A8FADBFA6DD7FEFFFFFFFF6DFBBEBEBFFB7FDD10AAA49042C81289292A09950A92CC8BF56FEB29095F073417D66AAFFFFFFFFFFFFFFFFFFFBFEF77AB5551452925482484555428D04933740ABFFDFFFEA1F8CBEAADBFFFFFFFBF7FFFFFFFFFFFFDBFFD44000210801022912A80A3852FFFFFDFFFFFFFFFFFFE4F753577FFEFFFF5EBFFFFFFFFFFFFFFFF7F215554A22A8A894C5176187FFFFFBBDFFFFEFFFD7FFFF5AEDFDFFF5CA5541EDD7FFFFFFFFFFFFFFF94000008804024218C0BEFFFFEFCD5B749655FFFFFD5BFFFFDFFFDA2894102B7;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5 .lut_mask = 16'hE020;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h57FDFFFFEFFFFFFFFFBBDFF7C779FEE543800C0001001103E7F7EE87D5F3FBFB7E24A3FF69FFFDFEDDFFFFFFFBFFEFFF3B4F3DED5EBFFFF1D040000AC008005DDFEDF9CF9DF7E7FABBFA5FFEF0EFBFE36FFFFFFFFEFFFFFFF6BCFFF82E56BB8D2990080000000097DF5776056DD6BF75FE8BBFFD63FFFFADFBF77FDFF7FFBDFF35BFEBD85C1CEF7889000000000000733EDFD48E5FF4FFCBEA5477FFEBFFFEFB6DF8FFFFFFFF1FFFEA7AFEF075105F2010001A00080080DFFD7BAA85F4FEFF6FAF6BCFFDFBFFFF4C1FFF7F7FFFFFFFFFD5FFB7F1CD212EC0001010002010004F7DE9B28A7BF98CBFFE8D1BFDFFB7EB83FFFFFD0FFFBFEFFF9AFDEF3995680500;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h1C2200700080027AF337C11BB5065AFF34B96FF9FD0FFB3FFFFFFFFFFFFD4BDFC7FF1EE1DC6000840470206000500535DD3EF007FFC4657EAB2E1FF9FDFFFFFFFFFFFFFFEFD133FF3F7FEF7EB4D0160024602040005001EBBD7F041DFF376BEF4F52FFF9CCFDFFFFFBFFFFFFFFFE9CF7A7FD5BB7F4011A0418C0000000900777E83430FBFE9FADDDBAE93FFF6BFBFFFFFFFFFFFBFFFF44BD5F7EBFF8F00402044B7080010A0062D6D6FC10B7BFFB16EAFD07FFFF2DFFEDF7F7FFFFEFF6FC7247B3F47FFFB002002A61C18800000162E89BF88BF7BF7EFAF7F519FFFEFFFFFFFFFF7BFFFFF9A08932FC4BBFFBEA2000010A9700004020CDF8312202A485ECA3EF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hDAB6FFFF2FFEFBFDBFDFFDFFFE7FF7CBB7AFD3F5F8A00000070080080057A7E0205045DDD2EDF2BF603BFFFFFFF7D7FFFFBEFFFFFF145D18DF0FFDAACC12000046061028000540804129DBF897E257EF9EFFFFFFDFFAD7FFF7DFEB7F7D436AFFD85400B4FF8080105E22000000117501013AEEA8A3FB689043D3FFFFFFEF8FFFFFFFD2BACBD883BBB400209C97820400BC44640000040300000AF6E9BDF9A54B29AFFFEEF7F7BF7B7FC12DF220257F5FE21A400F29A00000B445C000000800000545D9F17E8A49B496FFF8BFEFDE1D9D997F13293713D7FFD104210519C00403B463F80000200004021BADEFC991FA892B659FDBFFFABC5A7384F8D7C8FFFB5F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h208A548105640027212CB000021218000016F5C7BDBFEA165AD47FEFC1C29B010458150F46798FFED054A40400F000064089B06000306040000B5BE7FFDED2B08A57FFF62E1D44E7BB43AAAC39462377A42F52A0605C880E8181C8200000C0000008AEA77DDAA9CB75CFFFF05CAA53FF00AD1F54F0B0C9FD521F2100101B801C0307C00000015041103579BFFFE52E9DBF2FF4C793D2A5DE665AFFF112DBFFA0D57C21E00903C02C048F21204002A018002BFD23DFFBD56AC55FEB982EA50638943FFFCAA7CCDFD5FE188F600402801C2D2400202205E41001FCCD173F9D557D3CFFB73AEA0BA1615BFFFFBFBD7F67F79D64B8A00000C53804020145110ACD70;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h4C05CFFB7ABCFF5363900E3D0DDFF7FFFFFFFFE7FFFFFFF7F77FFFFFFFC239D1D17D001040C1200C11119D6BEABD6D5FC38087E35D3FFFFFBFFFFFF7FFBFFFFFFFFFFFFFFF95577EF5E8101006480040F104CBD6B13E46D7FFC00F1813FFDCFEF77FFFBFFFFFFFFFFFFEFEFFFFA2BBDB79A827A102448132884A31E00AAE2962FBC8490A0A7FFF5FD7FFB7FBFFFFFFFFFFFFFFF7FF59567EB1A7242F4A352852BD75FB7C005FA03D6F60380C37FAFFEFE5FFFE77FFFFFFBBFFFFFFFFFE72396A585476F020DE0AFC79FF5BCC20184854D988128819AFBCDAB7FFFF3EF7FBFFFFFFFFBFBFFEAD52692F075635E866F9BBAABC03E6001D8069F6FF50083E75F60F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hCFFFFCFF5EFEDBFFFFAEFFDFFE779D9DF73ADD52E9597FD5B6136A11009EC0F3FD207A005B8E7897EFFEFFFF6BFFE47FC211AF0147717E72FC17FB8EDE94156F8CC9114C9C67D37F384E8C0AA783CC0C2FFD85F1D70E0B8E1DBE5C5BA8A92000258F0D93B7752FB68024CA22DA07CE8744B1740B778F111157F08816E8F39F634B6F5BFEFFFF8B5A87F590F8DF9A82309402C41141CB3EA02A84891E555BFE77EBD7777FD7CEEBBDF5B5AD85B5B6EAADBDF2F7BE027E09030081238022DB642A80AD627AA9A753A12F3D7DEB7CEBFFFFFFDED77EDF5B55564A2D4AD5541AAAAB10080020807BC12056129D280011BF6EC9FBEEBFDFFFFFFF7FFFFDFBF7FFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hFFF7FF7FFFEFFFFF49A606C1223714A700414082AA4482882A557BFFF57FEF52D7FFFFFF5B5EB7FDFFFFFFFFFFFFFFFFA250D0548890401089951AAC02A8002190AA8450888A00097D1555D5A823FF7FBEDFFFFFFFFFFFFF148A0922224C924A24122521D5066E1A25156AD65755C88010410128000CAAD965B46AED557FEC59A949345554224881024AA094205882C092629729A96A565807349055DDF7D72EBA47BF77BFEAB3A6423282892B95266449208C444A852824409550D7569D292569CFEDCA620828D145B8D298FDFFDF79358D5C52804CD1952C995241005096B50800462000408492841012B59DF7D72EBA472D4603AB65A642A042A46D220854;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hD24A029CAD0A414051348080848200C218408012420828914DB9F6FBFD55BF5B9C52B89A945AB64A29257A2260A404100B212A1300A4C012221001001000004800021FFFFFFFFAE5232A472163A14922852A848914010144004102011825510666528D8D11050000200001FFFFFF95104845484C948C12DA54D25234CB90548088000010004646FC79D490AC610508242000000AA00000002128050248736C0AAA490ACA344D0AB4009280C624000EABD55F6A3B15504000000400000000000088C28068A5000152452D5537C92AF75FB4407F795A940080002124A04000000000000200000000003AADD5E45615B72490A2489024952AE4C92B0297A5624000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .lut_mask = 16'hB080;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h358EFD3CEDEEA3711F7C055F42220035448003000010006F4DB5FA2EBD18FFF7DFFF4A02D7FFDE7E463D3EE7BD952CF7F9602FFAA0000008DB0008002000089BF35565EDDFFE3F996AFDA59F7EABFAAF995F5B31F76F9ABB8BB434E942002005AE008280000010FE9CAEE7B272FFFFE6BFDAF2477AFF6F9C843F35EF24DFEB555D178FF4A00090001A40200010000F6BEBB2DCB3EFD3FD95D7A549640AFA3A5722FFDF56FBEFDDE9E83E1EFA0202448028008200020443BFD47FE26FFFBCFA6B7F82AC00DC6CD42A01FF7ABBFF3A2AD71F1E7B841008004018000000000007EE6BE9BFF29DD7FFAEBF0589886B587E0072F5ADEDFDECFBDD97754F4200040400;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hA2000000010000FB9D53E4CCAE64FA55FD00BC0001F874C02FEBF7D7FEDFB7B6F9B5DDA00030426080400000800043EF62ABDBF9FFA7FFFFF80A73045A6D2F0083D7DF687D35FDF9D756A2020000208040800000000101FABB36FDEDFF6DFD57D12A84B10CBEDF8005AD75D6BDEFFB672B2A6E0100249428C20000000000015D85F9BBBBDE17FBFFA21EB59058D0FFF55FBFDA2D32D7EEFA769F8C1000002C0002000000000027E27E6F9DFFFC3BECDFC1BA1A75696E7FE1F89CB7DBEBBFFBE7DE3AB2080488B1280810000400001FFD15A9BBE7BEBFE77F82F12522BDBE1FEFE7636053EADEBEBA993D20300054480000000042000376A3FAD7B7B5FCF2F7FC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h4D8416587DBE7FEFD95C9B2FD59FEB2560F0A40A22008CA00800524000017FDC656B4B2EBC73DDF01E0900457AD43BEC5AF32EE73D7EFCFFD28900200404008000240C0042009D2B9D9776FBFED8AFE89A2E7AF3FBFBBF9FFC74B90AF2EBBB55C1AEE44280000E80110000011801FFD5E2E74F3ADDE87FD73FFDEEEFF868BC7D7FF2FEF7FDFEEDBEC0230208000021001000000204207AB53DDFEDCBBE91FFF1E91F7BB2FBEBF7FFFF29FC5EA7AFD6EAC124AC4600284880E000000400247F4AA926DDD6FDBA7F66D0F04EFFF9413BD5FE17F9BEDF7EBB57C186021108342010DA1082000003DD5FD65FB3A3DF88FA3B03C376F9F98EEF5DFFEEF6F57AB9ADA7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hA22C101C848E0308320004400403FB928BAFB6A03805F572A4B7FF773447DE77FFFFC5FBFFF2D6BBDFAE802201DBE420EA0000100102FE7D77DFEDF5F300DFF91FFFFFA9FCFFFFBFF7FF9FA6F3D5A2AD8680102106EBE91CE000002B838372A595FFAC3D6903FF7F6FFFFFDE656777CFF7FF3DFFEF517BE5A78E90924FEF1D00F005A0000092DD5E2B1672B1F20DD7FDFFFBDFFD11FEFFFF97EE77ADFEA6B3D305802A687E4D5148506814000013EBF3EFDFDFDF9A0FF5FEF7FEFFF7047DBEFFAFFBFF7F5FF15FC8C5D280337CF7D24CF07C600310033D04A67FE5AFFAFFEFFFEFFBF9FF887BFDC05DF3D5FFF9EFADF09AE342C0F4D57BB954F95C080006EAFB;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a75 )) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datab(gnd),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 .lut_mask = 16'hAAF0;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 .lut_mask = 16'hF2F0;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFDF7DFDFFFFFFF01514A821125115E73FDFFFF7F4AC805105FF7FFB57ADADBFFFFFFFFFFFBFFFFFFB75DFEFFFFFFFF48040028440044A1AC57BFFFF3FD7CD102FFFFD6EEDF6FFEDBDFFFFFFFFFFFFFDFFFFFB7FFFFFFFF02412901008A125E53AF77F7FFFFD298A9F57FFDBB6BFB536DBAB7F7FBFEDB77FEEDFBFFFFFFFFFF201000482A20A1012852A96EFDBFFDECBFDFFFFFFFFEADBEB6EFDD7FEF57B5FFB7FF6EFFFFFFFFFF08808402800804548529551396F5FEFFFAF65FFAFFFFFFEBDB5577DABDFADFADFFBBFFFFFFFFFFFF800820A001429000208402485AAF6CEC371DF7FFBEFDFEFEFFFFFFFFFBAF7AFFFFFFFFFFFFFFFFFF0221040824100492;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h021128A52111AB1348E36FFFEBEB6BEFFFFFFFFFEEFDEFFFFFFFFFFFEFFFFFFF2000000200024000484482108A4414C8A61C95FEBEBDDF7BFFFFFFFFFFFFFFFFFFFFFFF6BB7FFFFF04840080888011240100288A20B2A226114254FFD146728EE9D13FFFFFD7DFFFDBE95DBFEFADDFBB00202410022504009012004095054950C4A9A32FAEB98DF9740AFFFFFFFD77FFFEFFEB403416B6FF4001000220004040044049050050148A291418FFF14EF6475FFFBFF7EAFFFEFFFFB42DBF8FCB5BFF0908002008041211000400104402A2559442A617FEB35BB8EAB5515D5FAB5BDFFFFFC2E8F97FFFFF0020210481000000210111001148090022B951EFFFEDACD7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h1B5DDFE7EB7DFFF7FFFFFD9736DBDFFF00010000201040800020042500024054954AAE13FEBFF769F6EA283A3DB775BFFFFFFFFDDBFDFFFF00000220000004110808400044201481402541FFFFF5399EEBB7F7C5CADDDFFFFF7FFFFFFFFFFFFF000000010200000000400048100502121590BE09FFDFEEE31F5DDABF7FF7FFFFEFEBDBFFFFFFFFFD000000000020400000021201015050494A4E41F6FFFAB21CE0F77FFFFFFFFFFFFFFEFF75FBFFBDFF00000000100000010200000042010924B5B3BE081FFDDDE31F1AEFFFFFFFFFFFFF7FEBAEFF55F7BB0000000000010010102000241C8824924A5D55F7EFF6AA18C0CDBFFFFFF5A4BFFFEBBEFBB5FF5EEF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000001100E20080012542A2082FBFFFEE362248B4FFFEDFFFFFFEEFD76FA5B3BD00000000000000200000800F00221248109415559BFB28118955264B1DFFFFFDB555557DB8DEEEEB0000000000000400002000F010000002842A802243FED7EA64AA5120A2228406EBEFBBDACF755B35000000000000000000000F000108445012405594BCFF681512008A96559973F214104EAF758BADDE00000000000000000004F00020000105412A2A6B42DFB748A55550492A248C0DEBEFB1719AFCF2730000000000000000004300000220900014048114A97FC0A510AA0B24815262E214105E8E75271F9D00100000000000000238000400020444;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h0000000000000A14200450422A008008FFF77EBFFFE9EFED9B22D802820001111294EB6D7EDB3ACC510804104014B7EFAFB3BFFDD54D1491BFFFFFFBFDFED8DB6ADBFDABE6920D0040AA1090A12DDD73AEE7756D2D435EFEFAFEEFBF7EF4E54AFFEFFFFFFFB7FFFDBF6EDF2F5BD56A5B500000900AF6AFAEFB59ABB7F6FDFFB7DFAFF6F5EBBFBFFFFFFF7EB5D6FD6D5AF5FF79F3E52AB7EEB4B9D640155FFAFB55AF7EFDDFBF75FD72F4A9165D5BFFFFFFBBEBFFFFFFDFF7EBC1F70753C000405575213402A0ADADFFFFEBDF7DEAFFDFFF5BD6EBA5EEEEEFFDF6BFFFFF7D772895BE5AB84400000102A49480015F577FAF7FFFFFFFFFAAFFBDFF7FBEFFB5BBBD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFDD3DEA9BBF9F76AE9B7520C000040000000010C20908052A4DFFFFFFFFFA56FD59555BD7FEFEB72F6FF7937FED218B57EFDA8FC152909AAA4A55463DE6C2B081225AFFFFFFFFA901EFAEF4BD6BD7FF95BF5AC80CD96BF5FFFEADE500004264D754AABBD211390A6859B401ABFFFFFED619511F469CBAD0D45CCA23B977BFFF6FABF6F80000000B79FBFFED6DEEC6F7AFAEDFFEEEBB5B7569A6BEE1B9E6E56A095242894EBAEFFFFFFFBB60040005108E4F5AFFFFBBBB5BDAFFFFFFFFFFFFDFBEFBEBBED6BBBFB53A280836BFDFFFFFFFFFCCA0494000AB51B4F7BAFFFFFFFEFFFFFFFFFFFFFFFFFF5FBFF77FED55D24085209423ADDFFFFFEDFAA420024A0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h88A4B0AEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79453084010F5B7FFFFEBA88800A2825A67534200012ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4BA8A5BA847F5FFEFF36090808082925100800940005657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8155A0B5B07F7FBFEA6084881028492C9400090004A9EEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13D2A5F5605ABFFEDA01000820482A492410210009516315ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF642D5A0A20DDFFFFE08801410802802492440102028C99F6F7DBFFFFFFFFFFFFFFFFFFFFFFFFFFFF928242A1BF6FBFF10C80430000100040000001000053560A94AD75FFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF092914155BF0DBBFB52C4CA2A2852442208040108928A1F55B769ECFFFFFFFFFFFFFFFFFFFFFFFFFA454225468BF6FF498D18408000000418050000024975A0AA48941694DFFFFFFFFFFFFFFFFFFFFFF500142952AEBB9F4133100001448024C9D1130000000A5555254B694A276FFFFFFFFFFFFFFFFFFFF084DDDBC95BFDC7F5C022142850CA4644DDE5704005552422D0108555D9355FFFFFFFFFFFFFFFFFFA3B2FFDFEF7FFFFFAB52607A8D3295CB37B2C524000028949052674B226DEF6FFFFFFFFFFFFFFFFFFF7FFF777AEFF86B11104E8676C6B1B7CBDD3204C040822925151834DDB6B4B26CFFFFFFFFFFFFFFFFFFFFFFBDBFFFAA;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 .lut_mask = 16'hE200;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~4_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~5_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFDD3FD62DABF401200004402165FC5FFBAFFFFFFFC00C6D2204A074A09482200F4BB152009B77FFFDFE7FED1C57EA540A1249010003F11FFFDFFFFFFF1489604502480A142110C04CFB5EA15EE3DFFFF76D3FD4B9B7F480C040821214B5C27FFFFFFFFFFE4010DD2294B54080248222FF7EA546433F7FFFDBFE7FCE1B7F800028040080800321BFFFFFBFFDFAA800C080000A110681653FFAE75A9114FFDFFFFF78FF8838BF94480048A8082C5E54BFFFFFFFC3EC00A62A2452854C414103FFFB7FAD695F7FBFFFEDFC7F8AB1FF4121521002055D3D03EFFFDFFF8BF1510CC1000008010C0077FFFFEA6297659FEFFFB7F8FFA8627E240404810031F87129FFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFF2384000CA220528434013ABFFFF7FBBDA8ABFFDFFFFBF1FF122CFD90920112900FF1EA276FFFFFFC1EA1605C8090001A090FFFFFFFFBE4C2EE5FFEFFFFDFFBFF14FDFE660454812057E5C093FFFFFFF93D02C027254002443477FFFFFF3B835D0087FFFFFFEFEBFE687FFD00A92004052FD1E42CFFFFFFE23D55600C0810003A8ABFFFF883DE6ED3EB7FFFFFFFF7F7FEE17A6AAC144A8A887FF7C553FFFFFF003AA2010D4040254410DFFF842073C9AFA81FFFFFFFAFCFF4F2FD9101028518137F01C8ADFFF8FE00F94800C4000000B1075E9FD0881EB6DFA57FFFFFDF5FFFF9D4EAEC54A1208A4FFFAE1651FFFFFC10E5D0020100A405047FE2FFFF408;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hD5BBF92FFFFFFFFAF9FEDE1F6E2A01282183FFE9B81A7FFF3F801C280212A820000A2FF95FFFFF47687DE48FFFDFFDFBFFFF3A7D1155264081C7FF1441653FFDFF043D444008001080818FE7FFFFFFFFB7BBF05FFDFEFFF3F3FFFD7AFF5C91092B9FFCEAAA90BFFFFE02788080140424294A3FFFFFFFFFFFEAA5E43FFFFFFDEDEFFC706E88C04C90831FFD1127CAFFFBFCA8F204044229000080FBFFFFE093FFDA7789BEFFFFF7E7F7FFC4F5B63A120207BFFEAECF91FFFFFB03BC81200004000843D3FFFD12087FE5FFD17FFF5FF9B7EFF660DB59C19520CF7FFE103FDFFFF7F30FEA00010B0011000FFFFFFEC95105FCBFA5FFFFAFEFF7CFFB84B66ABA0005;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h3E7FFE9B5F27FFFFEE7ED80828200C80817FFFFFFFD28420F97FCFFDFADFB2AFEFEE694A8D4555343FFFFC48FF5FFF1FFF3D34010022024015FFFFFFFDE41288F6D9A7FFFDDFEFF78FF784DCF2A8348B7DFFF1C5FEBFF82FDCFD8C8001E040020BFFFFFFD23BA804F5EFCFFEF57DD4F83B545B631DD28A547FFFFFEBFFFFC005BBFA6013024400809FF4FFEA8081FDA0F9FF8FFFFDDF6BE487CA0ABDD41169AAFFFFDB91FFFF800BBBF58420801088227FC22002A8107F00E3FFBFFBFBFFCDFA47E6B34656EC4E95FFFF27A7FFFD00027FEB7080A4440400FF48928401405044F3FBBFFFDDFE91F525BADCBAAA933323FFF95E13FFC00287FFCFEC0102004081;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h2ABFF0432AFFFFFFFF06FFFFFDADF9FFE42503FEA5D56EE4F026CCE081420DF6FDD5BB5921CA908EA74DF425557FFFFF7FFFFFFFEF7FF7FFFA0007FB5A2BB7D2FC091FEA40888319040A84CA98336E71BDFFE28EB9FFFFFFFFFFFFFFFFDFFFFEFDD42F86AFDD5BFBFF947FF1004412F7EBB6FB17674AA188D454E0036FFFF71FFFFFFBFFFFBFFFFF9FEA92FF50A7EDFEFFC17FE889120439525209AA10FD55AEA941566E91F86EFFFFF007FFFC7FFFCAFEFFDD2EAF7D5AF5FFCBFF702040622EE6ADE6554A4AFD62000049117FE553FFFF9A9FFFF7FFFF3FF12BA3FB54CAEFBFFFFFF2BA12051892A90551B0B52556B5A00060A082107BFFFFF57FFFDFFBFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hEEFDDEFCB76DF7EDBFFFF9550A008F7BD6AAAB4E409558C00001C5523D4BCDFFFFEBFFFFFFE7FFFFD5FF7FFBDAB72BB77FFFE557E1443C556845807156D936600006C028E8F9A3FFFF5FFFF6EFBFFFFAFFFB6FF6F55BFEDFFFFF8A5FD202485AEF0A76D4A0686DF0000100F4D7FE5FFFFEBFFFEB195FFFDFFFF5FFEBAFEEBD6FFFFE653FFC5090B750D48D376796AB4C080441FB7FFAFFFFFFFFED10E7ABFFFFFFEFFFD5757BFFFFFFF912FFF808029E2EA56254B872BCB341513FF70B7FFFFFFFFFB5EF1857FFFFFFFFFFFEDAAFFFFFB7B549EBFDE44B5D50509D2AC54AC94FFFEFFE90007FFFFFFFFF4A10A7A8DFBFFFFFFFFFFFFFFFFFCD581795F7C200BC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h35A240FF36A55EE1EF7FF022805FFFFFFFFFB7CE585736FFFFFFFDFFFFFFFFFF72ED4F6AEBF8513C02380F95CA0D3417F8BF8450101FFFFFFFFF5831C7A8DFF7FFFF6FFFFFFFFFFFC890BD145FF524F968A2A17E57FAD9CBF52810F4400CFFFFFFFFB7CE384753BFFFFEBFFFFFFFFFFF2182B4A2BFF82032961807B3AC1DA653F0AE44F800007FFFFFFFCCB3C7B8EDFFEEDBCBFFFFFFFFFF022472487F7E813C15055AAC10A8592F6B3825E00000EFFEFFFD734C384F3A9BFB6EBFFEFFFFFFFF0103C911F9FE0C8B4EEA8F5347FDA49688B741C400005FF5BFAEADB787B0C57FADB37AD5FDFFFFFF1C08244287FE024C2A157BEE0842534F524BAA2800023FFE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h7FDBD248784F7ABF776EFD3FDFFFFFFF0812000B9F728502B55AAC9156E11058A924E71C0400DA93FFA42BB687B0857D9CB5FBD7EFFFFFFF002800061A8002246DAD576B0BC0011A04923FCE09832D6C7EDBDC49584F7BF6E3DBF47EB7FFFFFF007814881004008166F228C8B6C00040B10582075644D3B76F2423A62750955A3E6FDBBF7FFFFFFF41A87820000000079D6D133E41400012400C552CA10B6848D6D39C0158AF7BB5C1DFECCBAFFFFFFFA2C8B5C00000001ED964AAF5768000000000000E080697B66D04A354871FD65EBFAEB77EFFFFFFFF0482200000000007861257F68940000000110058002940537240580058DFF9C147FD7FFB7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4 .lut_mask = 16'hC480;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000000000000008A5BF7FFEFFA0080000000000000000000805000000000000000000000000000000000000000000025E42A7BFFF000000000000000000000000000000000000000000000000000000000000000000000000003D6FFE0000000000000000000000000000000000000000001000000000000000000000000000000002B340000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000008000020000000000000000000000000000000000000000000000000000000000000000000000000820480000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000004104002000000000000000000000000000000000000000000000000000001000000000000000000094688000000000000000000000000000000000000000000000000000036BED00000000000A456A2401056A4440000000000000000000000000000000000000000000000000BF5400000000000010014BFCFE949000000000000000000000000000000000000000000000000000000000000000000004BD2407036A400000000000000000000000000000000000000000000000000000000000000000000003D1706C90000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000002E8D924A800000000000000000000000000000000000000000000000000000000000000000000000002248200000000000000000000000000000000000000000000100000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000022A5B400000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000040000000000000008120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100881402856509B6EDDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000080402012F6495264A54196DFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0410000080480012409120D2E52A97A6BFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000814A290292A52A40970D1AD548514B56A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0044140000102508953E48FAED7FFFBFAAAADECBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12094090008288F76AC1B757BBFFFFFEFD5B6B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00A22E2956545608953648ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD599186C94BADF74A89225753FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56AE6EFB7FB67B48A0401521AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBB5DD4698422091540947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6EFFF76B9451000000044BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB422000000000B35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5B600000120DFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA480000145F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5A20124CBF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0804137DFFF7FFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDD04BEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2205203FFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED290400FF77FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFED4F2D60DBF7BBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBB7E0909F6FBFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEDD15464BFEEEFFFFFFFFFDB76AEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB74B6A482BB4ABFFFFFFFBF7DFDBB733EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F6D48201083504B56BDDFAD76DD7AB4C8CD3ADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0480008985380FB4FFEFB5FBDB7BEF4A3636CFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000052C360DF;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 .lut_mask = 16'hE040;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h0A40082400070089B87D97FF72E00000000000180004220CA8880240253FC63EBFABFFFFFFBFFFF7A42A2C0005438020E45A6BD88AC00000000000180240804200000000907FB9834ED7FFEFFDFFFFFF0C000000000011004002909F69C00000000000020000000000000100087D4474A77FDAFFFFBB7EDF43A8018954014409000D2F14958000000800001C000000000000004000E6AB8B5EDAFFDAFDEEDFED008000C080040080201249AB4980000006000088000000000000000001CDD6F5AFAF9B6FDF33F53B0001E5320D003602000027D5A40000000200000000000000000000C001D6AD9EF1F8EDDAB7DD2FC665EBFCFD028200040004A69140000120;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00208100000000010050002001C976629EC733AF5EA6D07B5BFFFFFE9020148002FFE3368000004000810000000011007FFF01FEB9AE819F43E84C71B57FEF94FFFFFFFF420801E0C7FFFA0158607223E046FA0F0001C075FFFFC3FFFFFFFFFFFFF0F3FC4A8BD26BFFFFFFFFA410817BFFFFFE55FFF0FE87F11F7FFF380FF3FFFFFFF7FFFFFFFFFFFFFBFFFF20657DDF7FFF7FFFBE0441FFFFFFFF81FFFFFF8FF07FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFEFFFF009FFFFFFFFF97FFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFC47FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFBFFFC1FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DEFDFEFF7BBFEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DEEEFDBDBDFAF6EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBB2BD76F6F5BBFFAF7DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D52AB1B5E4EAAFBFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDEDB5FBFFFFFFFFFFFFFFFFFFFFFFFE5522A1BABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hF892205092100008C7FFFFFFFFEFAB9A92ED63D7F2B4C4F5FFE91D4FFF84041DFFFFFE0884000217EF28450124481040E7FFFFFDBDFC13042FEADD2C154B3D03FFF2921FFE08080FFCBFF8030A10001FB040080481200000DFFFFFFDFFE9455281AA42BBEA35466FFFC1C8AFFA2140BFFBFFE6030400087E9DAA922048484208DFFFFFF77F7A128176777FEC4DCAA90FFF27214FF00A023FFFFF9802100001FFF21705012400A082FFFFFFFED9CD824D09A9948BBA66F52FFE8C145FE90101FFF5FD7C10040003FBE040D0C8129000287FFFFFD57F525512ACAA6B74ADAACABFFE16412F840457FFEBFBF402004817FE080003F088411800FFFFFFD3FCB68CAD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hA2DDBF937657377FFE881C9F40A92FFFFFF7F80040A04FF080822029450AFC70FFFFFFCF7791B612AB46D4DD8B28EAFFFC4802BC00129FFFFFFFE004020284085010020012AFFF08FFFFFFA1FC2A49CD18BB5964A48A96FFE28469700048FFFFFFFFC202510B4AA5052884914953F7A9FFFFFCCFF3E4E01147FAF39B532969FF554902640120FFFFFFFFC000840E8020504500042200FFE2FFFFFC07EEA215AAB0E52D65BEDED7FE2100EDC04005FFDFFFFE84015011534D093001109927FFFCEFFFF927FB69D5510F9EDE9D8BA2DFBD440215880091FF3FFFFF000300440020A08E884226DFFFFF3FFFEA8FF4CEB192D1605F697C5D87608A55C351681BFD3F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFEB400082B104975230030D0BFFFFFF4FFAFF5FFD352D51629A58B6D3A0591351012F020517CDFFFFFC80820C48A808814B98A041FFFFFFB813667FFB5AD16E3DA1A7F52D0AAFE502562E05681FA1FFFFCA000422A57CA65AA4779AA6FFFFAA7C81115FFEB72EB3815C7A5AD9220332DA801452141C97FFFD3D081050147B510513AD65FFFFFC45E176C0217A6BD79DF1A30B7722D95C0625553F04400607FFFFD00235294AF0ACD2BEF71FFFFE96AAD8811840FEEE2D6BCA9834A8DF656BFA58A87C0AA170B77FFD681F40D421EFE36ED3FEFFFFFF68050461842A0735DE5BE294675752951CAF4525FE10340C0FFFF5BBE0770B4FF3FFFE7FEFFA3FE016B8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h9A140800C2FA8F6FCEC152DC6565E4757A8BB82862615FFFFFFFC0B0FE3FEFFFFFFFFFF9FB8FF94505231101299E75BF91365D921D8D158984D7E4114033BFEFFFF8000FFDFFFFDEFFFFFFF7EFFFFEA852808C40842F056F2D54ED2B6AAA7A66B33FF148826FFF7FFFF800DFF7FFFC39FFFEE5FFDFFFBFD7094D52F400046BBEB6D0BB75A976A5BBEC8FC40100BFF9FFFFF16F3FFFFFFFE7FFF5000FFFFF447F00828C4980063C7D4B31EEA817215A410B7E9254205FFFFFFFF41EFFFFFFFDFFFFC0023FFF37AABEA12377F4005145FF54CBB54DC8CAA96EF407788A896FFFFFFFA97CFFFFFEFFDFFE40007FEAAAD909EA8807F342A8B2229A2DCAB22EB5AA91;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .lut_mask = 16'hE040;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h4A513FFFFFFFFFEFE2C68ABE9414C082DFEB3C8B72E2ECFFFFFFFFFFFEFF7FFFFFFE84AD28092081A94ABFFFFFFAFFDEBFB550550B8A24507FBDC37DFDBB357FFFFFFFF7F7A1FFFFFFF812408154055046A8BFFFFFF5FFFD7FCB8B34303559A25EDA7551754EE7FFFFFDFEDFFD7EFFFFFFF408A82502902530827FFFEFAC7FFFFE2061CA0DC806597DB79AAF5FF890FFFFFFFFEFF7AEFFFFFFE01613D40541089D54FFFF4E12FFFFFF97A701D0A409267F554F73774FADFFFFFFDDFDE97FFDFFFF5941A829972AC56212FFFC54CFFFFFF84485282D509219A5FF66AEAFB76AFFFFFFFFADE2EFF3FFFEA036548424817A8D1FFFFE825BFFFFEEBA3C15928368AC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hDD4A3DEDABEDD7FFFFFFBB7BD59FF5FFFC5F412CFA070B05503FFFFA09B7FFFF5F4830482849151357B5EAB3355F3FFFFFFF7E2FA35FD3FFFBA08CD3059050D1367FFFFFA7FFFFFFFFE1E92510040840EABE9F494F99C7FFFFFF67F7488BA7FFF455510AF041202F4A7FFFFFDBFFFFFFFE8590882B9343123FDB20A772EE7FFFFFDFFE56236F6FFFD8A04A65072E0A90A3FFFFFFEFFFFFFFFD424064D40800C1EB54DECA9673EFFFFFFE66DD27971FFFA645A58A9091801E9FFFFFFE9FFFFFDFF00D088223014A14DDEBA30AFBDDFFFFFFFEFCBC466C3FFF5814DA554A42E4603FFFFFFE3F7FFFFFF4A8D506B08005426F3A7CB5564EBFFFFFBECDFA0B2D7FFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h224B218400451293FFFFFFFC7F7FFFFFCA160A90882B621453AD85AAABBBFFFFFFFDFFF9569C3FFEC174DAB2B129C43FFFCFF5F9FFFFFFFFA06251056190594ABEDB725B34CFFFFFFFFCDDD401257FFD24910504040011FFE3BFCFFFFFFFFFFF18100AB80A69A03085D4ADD2EB7BFFFFFFFDBBE12C13BFF0400A5110419547FFC55F23FFFFFFFFFFA5483103359644C96F97D2AD2ADFFFFFFF7AFFF4416C3FEC12E084450C145FFF01FE97FFFFFFFFFF189142B08A4112347ADC9B9B557BFFFFFFF9B76116817F912D0B311040ABFFFF0BFA4FFFFFFFFFFD0648394A75028D48ED4B4C64EF6EFFFFFDFAEFDC28777FC48434C9020651FFFE21553FFFFFFFFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h489184A1425150A5FFF6FBB751BBFFFFFFF95FD5C7A8FF895B4800C8C93BFFB88C12FFFFFFFFFFFC00406B48B9200A425C9D88CDAEF7FFFFFD72BF2A1867FE16600282120303FE7228887FFFFFFFFF5A293A8494410410A3B767AF50594FFFFFFFE1FFD2B695F880949010211897FC715C27FFFFFFEFDC3850406B49B310C250F8F8515F677FFFFFFEFBFF7669D7F01240442512E647F0E8FB19FFFFFFFFCC7C88350004012024A7ED1F8AA1B5BAFFFFBFE5FDE376B7EA290B0100489927E1A7F847FFFFFF5FEA223208558889080910E9F1155C4A55FFFFFBEBFAF0E51F808090280220618F93FFF63FFFFFFE35522540142824220284428B5EC227F7FFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hCFBB3EB2F3EFF3FCCF3ECBA32EAADF3FD5DFDF7EEBDFF7F7FFFFDFFF5FECF7FFDD5DDD77FFFFFFFFFD6EBEAAAEBBAAEABABAB2ECF2B7D7DF7FFF7FDDF5FDF75DBAAAAAB7777B7FFF3BFBBFEBEE300ECEFEB2FBCF3EFABF333ECFCCFCFBAE77E5FD75F7EABFF7FF7DDFF7FFFFFD7EDDFFDF7F77FDDF777FFD57E8AABBABABABAEAAAEC3380F9D7DF7FFFFFFDDD75FDF73AAAAAD5DDEF7F5A2ACEB6A8E8B88FB8838EFCEB7CFFFF33FCFFC330F2EBB9D7F57DF7F7BFFDF77D7DFDF7FF5EBDF7FFDF5D77D7FF7FFFD7ACE8BBAAABAAEAE8AEFBBBEF30CD7F77DFF7FFDF75F77D6EEAAAACBE76EB75FCEFFFDFEEBF0F08C3CF3F33EFFB32ECECBF2CCFFF3FCCAEF9D;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hFDF7FDEAFD7FDDDF7FFFDFDFBDF9FFFDDDFF5FF77FFFF5EEABAEABABAEEABBAAAA22EFABB37F5FFFFFFF5D5DD7F5BAAAABABBE77AB76FA3B68EBBBBE8828CB8B3C333BEFFEFBCFFCAF33EAF30BCEABFF5F7FD7FDFFFDF7FDFFDDFDFDD37FFFF5F75D777FF7FF7BB8E2EAEEAEEABBABEEEAFFBBFEB375FFFDF775FDDDFD7BAEAAAAACA37AFBDFBBA7BFEBAE2B33BFBC3033CFFF7CB7EF3C0FFB3EFFBEF83AFDD5F7FF7D67F6FF5D7FFF77F7DFBED7FDFF7DF5DFF75FF6EEEEBBBAAAAAABAEBAAAAB80C88CEDDDFFFFDD7F55FFD76AAAAABABBFFACAB73EEFEEAB2BBBC2208EB0BFCFE7EFFFEB7CFF038F3C0FB2F0F2F7F7FDFD7FFDDDFF7F7DD7F5D7CEFFFFFD7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h757FFDDFFFFBEBBBEAAAEBBEEEEAAEBABEFFBFEA3DFFFFDDF7D5FF777FEEAABEABDD56EAAE022B99BFABAECB888FBCB2EBCFF738EF3A3BBFF23F3F9CFB3EFDF7FF757DDF5FF75FFFFFDF7BDFFD7FFDF77FDDFFF7FDEA8E2AB8BAAAAABAAEEBAEA2E8EA3CCFFFFDFF5DDFDDFD562ABDC79D5DDEAFB0CF39FFEAFA00BE32222EEFFCBB7FFFF0FFCBCCEFF0ECC03EAFEF57F7FFD7FFF7FD775FF7F5FEDDEFFFDF7F577FFDFFDCB3EBB3AAABAEEEAFAAEAAAEBBB0EFBBBFFF755DF7D5757BBF5D5FDF7F7EEEA03B8AE68EEA3A0E38CE320B82FFFDCF0FC88FFF0CCCF3BFFC3CF37FFDF757DFD9F77F7BF7F7FAB7DF7FFFDD57DDDDFFF4BEABAAA8B2CEA32EABBAEEA;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))

	.dataa(gnd),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 .lut_mask = 16'hFC30;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ) # ((!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 .lut_mask = 16'hF4F0;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h49596E0C69CC1AA049C97A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000508181F51B6A691E39632E55A94368FF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005765A12C49514A1841C912A44B89702A7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000925AC1240A24A6BE24085B24648DD595A9F7DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003E90A092490192A334FB1222000004086B55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000814F554924D64914EF04889000000001157FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000200024922924491AF222000000000002;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h815DBFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000002A6EF0C800000000000087EAB5FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000115B5AF2500000000000010155AB56BFBFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000004202D492AA0000000000000005DBDEDFDF7FFFFFFFFFFFFFFFFFF00000000000000000000000000008082B6055B00000000000001A2C6BB2F7BFFFFFFFFFFFFFFFFFF00000000000000000000000000001220C9FAA4480000000000041A3B74D5DFFFFFFFFFFFFFFFFFFF0000000000000000000000000000008B3605532210000000000041CDABBB6EBFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000015DDF008450000000000000437FCD59BEAEBFFEFFFFFFFFFFF0000000000000000000000000000000002000008A800000000000000022AED5D9EED7FF7FFFFFFFF00000000000000000000000000000000000000020100000000000000000000826B3784DD6FFFFFFF000000000000000000000000000000000000000000000000000000000000122900C87BB6BD7FFFFF00000000000000000000000000000000000000000000000000000000000000005526844953ADFFFF0000000000000000000000000000000000000000000000000000000000000000000952A4ACBF56BB00000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000000400A008120241694D000000000000000000000000000000000000000000000000000000000000000092044149511484220000000000000000000000000000000000000000000000000000000000000010000000000440108800000000000000000000000000000000000000000000000000000000000040802000000000024A2200000000000000000000000000000000000000000000000000000010012A14090000000000000088000000000000000000000000000444200001000280000000000000A35AABEBB280000000000000000000000000000000000000004953AB49B6DAA000000000000000025DF7FEFD48;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000042000100000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000400000000000000000000000000000000000000000000000000000000000000000000000000000200200000000000000000000000000000000000000000000000000000000000000000000000000220080080000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000022101000000000000000000000000000000000000000000000000000000000000000000000000002000000000000400000000000000000000000000000000000000000000000000000000000000000200000400000000010000000000000000000000000000000000000000000000000000000000000000444210000004002000000000000000000000000000000000000000000000000000000000000000080000000000001000000000000000000000000000000000000000000000000000000000000000000011042000010800000200000000000000000000000000000000000000000000000000000000000000800000002001010;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000004000800020420000820000000000000000000000000000000000000000000000000000000000000000400424000002200000400000000002000000000000000000000000000000000000000000000000080000004404400208000000000000000004000000000000000000000000000000000000000000004082000000400400004200000000000000000000000000000000000000000000000000000000000000001080880100202000000000000000000000000000000000000000000000000000000000000000000400080108100000002000000004000400000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h10000000000000000000000000000000088041000000004201000000000000000000000000000000000000000000000000000000000000004010001040104000400200000000000000000000000000000400000000000000000000000000000004009002088202040210000000000000200000200000000000000000000000000000000000000000112400800000000000000000000000000408000000000000010000000000000000000000000000008000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5 .lut_mask = 16'hD080;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~4_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~5_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h5ECFFFFFFFECFFFB7BFD9E3F7FDBFFD7FFEEEFE7FDDFBFD5B72F675BA74229D0913D001040812004FF7BBD6FFFFDFFFFC7DAFFE3FF2F7FFFFFFFFEF7FFBAD57B5FF5FDFDDA95572EE4C0100004480040F92EEFDFFFFFFFFF7FC29F9F7BFAFEFFFFFFFFEFF56FBFADEABFDEDF6FA2A8D1392802A1030081129EFF7BFDFEBFFFFFFFC56E169E3FD7FFFFFBFFFADFDD7BFFFFEBFF7FFB59561E9082A40A48252840BD7DFB7FDD5FF6BFFFF279BF77FFFFFFEDFFFFE7F577EEFFFF7D6BD7DE723960485412600092023C7FFF5FCF2FDD7FDFFFF8375DBFFF7FFFF3FFFFBFFFDFDFDFCDDFFFBFF695400921014414A064A982BEAC03E79E9FBE6FFFFFD6997FFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hDFF7FFDFFFFFFFFD3AA7FA57FE7515A4962A914249095051B2136A11D3FED5B7ED207937DFFFFFFFEFDE76ABFFFFFFF6C211FF0047204A5248154A089494050C8CC9114CFE7FFB7E18460A0BA5AFCFFC3F7D85F1FFFC1E8C1DBE7C5BA8A92000258A099322212AA2A124CA22FA1FCE8744B1765F778F11F957B08016EEF39F634B6F53DF7FFF8B5A87F590F8DD9A8010140A445145EFFEA02A84899E555BFE77CDD7777FD74EEBBDF5B5AD85B7B6EAADBDF3F7BE0264090342A1228822DFE42A80AD627AA9A753A12F3D7DEB7CEBFFFFFFDED77EDF5B55564A2D4AD5541AAAAB10089024887F410056129D280011BF6EC9FBEEBFDFFFFFFFFFFFFDFFF7FFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFF7FF7FFFEFBFFF49A60681223714A500414082AA4482882A547BFFE57FEF52D7FFFFFF5B5EB7FDFFFFBFFFFFFDFFFFA250D0548898401089951AAC02A8002190A88450888200097D1555DD2803FF7FBEFFFFFFFFFFFFFF148A0922224C924A24122521D5064E1A25116AD24555C88010410108000EA8D964B46AED557FEC59A949345554224881024AA094205882C092629329A94E065807249044DFE3870CBA45FF7FFFEAB3A6423282892B95266449208C444A852824409550D7569D292569CFADCA62082AD155A8D290BDFFDFF9358D5C52804CD1952C991241005094B50800462000408492841012919DF7D70C1A03AD4603AB67A642A042A46D220854;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hD24A029CAD0A4140513480808482004010408012420828914CB8F6FBFD55BF6B9C52B89A945AB64A29213A0260A404100200281200208002020001001000004800021FFFFFDFFFE5232A472163A14922052A84091401014400410201100451042410888400050000200001FFFFFF91104845484C948C12DA54D20214CB900080880000100042022851440009210000000000000AA00000002528250248736C0A2A490A40344D0AA4009280C4240004810011222000000000000000000000000088828068A5000152452D4537C82AE75FB4407B7D7A94000000000000000000000000020000000000222894800215B72490A2089024952AE4C92B0213A5624000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h56FD7D5FEEBFFFBFFFBBDFF7E769EEFFF3AD6FD7F3B4D5F7E7FFEFCFDDFFFFFB7E24A3FFEFFFFFFEDDAFD7F77BEFEFF73B4F3DED5EBFFFFFFF6ADD26F5433D7DDFFFFFDF9DFFEFEABBFA5BF6FEFFBFE366FFFDFDDEB7FFFFF6BCFFFDEFD7FDDFF9BA4ABBEA3546FFDF777EA56FFFFFF5FE8BAEFD77FFFFACDBB777FF77DFFDBB35AFEFDF5DFFFFF9FF777FEC4DCAA9733EFFF5CE5FFFFECBEA5453FFFFFFFEFB6AD8FDDFAD7FFFFFE83AFEFEFDDFDFED19A99E8BB26675FFFDFBFED5FFFFFF6FEF6BEFFFFFFFFF4C1FFF577FF7FFFFEF55FFB7F5EF737FD3ACBA7B748DFACACF7CFF73AA7FFFFCB7FA8D13FFFFFFFB83FB5BFD0ADDBFEFFF9AFDEF3BB5FE8FAD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hBEFFBFF376D7377AF3B7DD9BF5AF7AFF34B96FFFEFFFFB3FAFFF7FFF777D4BDFC7EF1EEFDFF1B796AF7EF4FD8B78EDB5DF7EF3A7FFFFE17EAB2E1DFDFFFEB7DAFED7DB56AAD133AF3B7FEF7EBCFA5FCD3CFB7964A4DA97EBBFFF6D5FFB7E6BEF4F52FFFFFFF97AEFABFDFFFFFD7E9CF7A7FD5BBFF7E5FA1D5FDAF39B53B96F77DFFD32FFFFBF8DDDB8E93DFEFFEBBF7AFF57FD7AAFDF44BD5F7EBFF8FEE617AFFB7FAD64B4DEF6D7FFFCFDBFFFFF16EAFD06FFFFFDFD6DD757FEFFEFD6FC7247A3F47FFFBB6BD5FBEFDFDE9D8BB37AEDEFFA9FFFFFFEFAF7F559BBFEFFD7FF7BFD6BFFFAF9A00132FC4BAEFBEEEEB193FAFF5F693C7FCDF8BF77C2FFEDECA3EF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hDAA6FF7DAFBEFFDD5FD5753FDE7FF7CBF7AED3F5FDB52D51679AD8BED3F7FFF37151EDFFFFFDFEBF203BBFFFFD57D7EAEDAEDEE5FB145D18DB1FFDAACF58D16E7FAFB7DD2D0FEEE5C37F7BFFFFE27FEF9EEEF777EFFAD6EF76F56B7F3D436AEBDCD751D4FFB7AEA3DFFE7A5AD9337733DBFAEFFAFFFBFC904353FFFFDDAF8B5DDDBF90AACBD881B5BDF7EAFD17E9D39DFDFF6F7722FD5F0625FFF7FFFDFFB54B29AFF7EDB7FBB56B76C06DD220257F5EFAFBDC6FE9AE2D6ABEDFF4A8DF7D6BFA5DFDDBFFFFEEF9B496FF78AEEEAE0D95897F13293713C5F5DD65AD7FDDD5DE5BB6FDFF5752F51CFF473FAFFFDFFDFA892B258FDB3BFAB45A7384E8D6C8ED7B5B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hBEBF5C8BE76E8F4F6FEFB2DC6777FC757A9EF5FFBFFFEA565AD47EADC1C29B010458150B46398DEEDF77BD45FDD275BED1BFBDF21DBD75C984DB5FFFFFDED2B08A57FFD62E1D44E6BB43AAAC39462237F7AFDEF2EF7F8DEFADD7ED2B6AAAFA66B338BFFF7DDAA94B7DCFBFF054AA533D00AD1554D0B0C9DD5BDFFFBD941BEBBEB7D5FB75A977F5FAFCB57FDFFFA52E9DBF2BF54793D2A5C66652FFB112DB7720D5FFFFCDA947FC6D4DBF4FA85723FA590B7BFF7FFFFBD56AC55ECF982EA51638943FFACAA7C49AD5FFBBFF7706FBC5DF7DEEB56DEECFED7EF5F4CDDFFF8F557D3CABB73AEA0AA1415BEEBFBFA83B67B79FEEF9A3C3FDF73A966ECBF7BFBEEFF1;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .lut_mask = 16'hA820;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFDFFD3CEDEEA3711F7E8FDFFF3EE1B7F4EB3F8B72F2ECEF4DB5FA2EBD5DFBF6DFFFDEEFFFFFFFFFEF7FBEE7BD952CD7F977FFFBBF9F6CDAFBBDCB7DFDBB3D9BF35565EDDFFFAF996AFDBFFFFFFFFFFFDFFFDB31F76F9ABB8BFFFEEF7BFD7FF7EEDAF7D1754EF7FF9CAEE6BA7AFFDFE4BFDEFEEFFFFFFFBDB4BF376F24DF6B555D37EFFFFDEC9F7B5BF7BAAF4FF89F6BEBB2DDB3EFD3FD95D7AD5F77DEFBFB5FBFF7DF56FBFBDDE1EBBEFEFFFFF64FBF7B57CD73774BEFBFD47FE27FFFBDFB6B77FBFFA8FDFFFFEF63FF3ABBFFBA2AD71FDEFBBDFDD9BA7DBDFF66AEAFB7EFEE6BE9BFB6BFF77FAEBFFFFFDCEF78FFFAFFF5ADEDFF6CFBDDB7F76F7FBFC7FDBE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFF4A3DEDAAEDF4FF9D53E4DEBF74FE5DFDFFFD2CFFFF7FC57FEBFFD7FEDFF7B6F9BDD5FCB87B5F7BD7F5EAB3B55F7FEF62AB5BFDFFF7DFFFFFFFFFD7FFFDFFD1B7D7DF68F535FDF9D777BBEF1A8D2DD2EABEDF694F99C5FAB336EDEDFFEDFD55DFFFDDBFFDFF7FAF4DAD75D6BDEFFBE72AEE7FAD7BB7D77AFFDB20A772EE7D5D85D9BBBBFF7FFBFFBEFEFFF7DFFFFFFDFFBFDA2D32D7EEFA77DFDCF4FF9A6DC1EB54DECA9673A7E25E6FCDFFFDFBECDFFFFFFFFFF9FFFFFFF89CB7DAEBB7FBC7DE3BFECF7789FF7EDFFBE30EFBDDDFFD15A9BBE7FEFFE77FFEF7FFF7DFFFFFEFE7636053EADEBEB89DFFFFB6B0D74F426F3A7CF7564FF6A37AD7B7B7FDF7F7FD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFEF37DC7DFFFFFFD95C9B2FD59FEB256EFFFF9FFAABFFBE5BADD7EAABBBFFDC656B6B2FFEFFDDF3F77DDBF7FBFDFFEC5AF36EF73D7EFCFFFAFF5BB565BCF9DABEFF7E5B76CE9D2B9D9776FFFFFDEFEFFEBF7FF7FFFBBF9FFC74B90AF2FBBB55F9FEFFFFDBFBFEFA94D4BDD3FB7BFFD5E2E74B3BFDFBFFDF7FFFFFFFF9FDFC7D7FD2F6F7FDFFEDBEFDFB7BBB3FDEE5F97F97D2AF2EFF7AB13D5FEDDFFFFDFFFDFBFFFFF7FFFFF7FFFF69BC5EA7AFD6EADBFDFFFFFEEB5FFEFADC9B9F557F7F4AA9A69D77FFBB7F7FFDFB7FFFF9FB3BD5FE17E9BEDF7EB955CFDF7FFBFF37BF7CDF5BCE64EF6FDD5FD65FF3BFFFFFFA7F87F7FFFBFFDEEF5DF7EEB6F57AB9ADA7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hEFFDBDFFF7FFDBEFB3FEFFF755BBFB928BAF36FDFFADF5FFFFFFFFFFFD7FDEF7FFFBC5FBFFF296BBDFFFEFFAF9FFFEE3FE9D88DDEFF6FE7D775EEDFFFB66DFFF7FFFFFBBFFFFFFBFB7ED9FA6F3DDA3AFFFFEFFFDF6FFFBFFE767AF7BDBCF722595FFADFFEF97FFFFFFFFFFFF7DF777CFF5B73DFFEF517BE7FFFFFFDFFFFFFFF3F8FDF15F67FEDD5E2A1E73BDFBDDDFFFFFFFFFFFFFFEFFFE97FE77ADFEAEB7DFDBFD6BECFE7FFFFF5D7F9EA1B5BBEBF3EFDDDFDF9EBFFFFFFFFFFFFFDD79BEBFADDBFFFF5FD15FCFFFBEFDBFFDFEFFFEF9FD755F5A57FD04AA7FE7B7FFFFEFFFFFFBFFFFE9FBFFC057F3D5FFF9EFBDF7FAFF7FECFFDFFFFBDFFFDE2FF7FFEAFB;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a77 ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a77 ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 .lut_mask = 16'hEE22;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 .lut_mask = 16'hCECC;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h7FFB7FFDEDF7EAD24F750EE5D5F30EA689BBFEEABFCC98DAFFFFFFD9CBEABDF6FFF7BFDDE3CFFDEFF9569FFAF69E1429B8A9D9D372146C3C76EEF85740B6662D97EDB33EE5CEDF593DBADEEF9C377FF36FE95FFDAB694BD6A2142DCF95EB90F38BBDF758BF5199156BDF7DDF5AF51FF7FBFEFF97674FA10F553FAF7ADD4AB8E9BDAA84F80840CF48600B5DA3D0AE668AE67FA2AF895607B97AFF1FBA3DFF75ADFFFFBED5A6958F5376577B8567AB20B7D77466985F3194655F7EDDFFF75263AEEEBDFFD5FFFAED7FDFFFFFFEFA5FF17E0DAAEF62AA4C95602AC2586760C62B12DDEAAE87DA959892ED7FFDB5FDFDD7FD7FFFB1DFADFB8EE33E6F3616309B228C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h573FB7899F3B50CD7B7B577FFF46877BD6FFBF4FF3BFD9FFFFFFBFFFF7EF75F9FB089F494A4C58A3288050166A88AC30D7F53BA9BF656C57EAFDDD73F6FBB7BFFFFE7FEFC92C9A8BDCF6A86AA5720559D7558AA914F453D69DA9DDF6DFC2C85FEFFFFED5E27FED5FFFFDFFFF3E97F465EB4814AD58816AA4289A7516CB034420FD56EECB6E72D0B751FEBF3767BFAEDFFFFFFF0AC1558AD419936332A77C10AA826508A134B4A3AACB4BBBB6B3DC109BEFE5FB94BD7FBFACFFBFB5ADFEA52B4A04249CCD5885A644AD10E25E8B4A5411F8F6EEDA1EE46B5FD7DAFD2BD7EECE5E94D4CAFEB7ABA7B47A8D6332E77A491252AE0A0164A110A4B75BFC2DEB3E00AB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFFF7F0FF7FFF59B2B3353FEFFDD75ED491F494DD38A594A90850A0A81112860CDBAF53FB15FA5197F73A5F85CDBD665D4DCAEFDD5FEB3FFBEFD96B22C79A65544705552AA48C7061AF75EEADFF8F04FFFEFFF17F7FF2DBE9F777BB6FEB73FD1451E494FD386D9808B8B10A4512E30110FEFF6BFFC4AE206EFE3A67B3FE3F6D2F8EEDEF8BBFFF48AB069A4B02C79246E60254E0204A98AD0C7EDD9ED755D7A1BFF5475AADFFFFD2D97543BA7FFFFFF3C2E14134F9386DB811550A2D0A85020280FFFF7B7FAF19CD83FEEF875FFFFF6F69AB7CDE9BFFFFAC1A15B6CB06C79247C8496182D52040A021F5F5EFFE7ACBEECDDE177BEFD9BE9ADADE8B6FF7FFFFE122;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hC9492CF9386D3843249E5420148A0814F7FFFFFDF8BDF723F55AAC9FF7FFED6535F514F7F6FD169D4BB6B307C795D748DB210B9549102240FFF7FFF567EF7F25DDAF57FFDB7EFFB7CA5EEAA9F9FEE16292494CF878EA288724DC84C090048012FF8FEFF7ED7BFC93B6B328FFFFF7F6ECBFF5B575767B3E9AD7B67317871DC670DB20331548A00040FEF7CBDFFFFFEF8DBD6F7FEBFD7FDFBB4ADADFDA8BB4C56538598CF978E3698F24554CD020040400FF7FDF7FFFFFFF957966BFDFF6BB7FEDFFF775F37EFD3A9593AE73AEA71014D0DAA8A22592001022FBFBFFFFFFFFFFFB37FE7DEBBD7FF7FFB7DBBF55F7F2ED6A4CFB9CF758ED562F2842888200200108;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h759D9FFF3AEEFFFFFFFFFFFFFFF67E3F6DCFDBFAEFFF7DFFEFFE97FFFFFFFEFF77EF3531D9B7DF2CAF7EF7FFFDFDFFFFFFFDFFFFFDEFDFE896357FE5BFFFFBFFFBFFEFEB6FFFFFFFCFFDFFDFEE7DBDD3D9BED7FE7FBBFFFFFFFFFFFFFFEDFD85D3491F77DFFFFBFF7FFFF7FDFFFDFFFAF5FB5EF5B77EED2D6E7B77BEFEF3FFEFEFFFFFFFFDFFF67A2CAFFF2F6FFFFFFDFFEFFD527FFF6D93AF9FAFBF6FBDBBEAB1FA7FDFFFEFFFFFFFFFFFFF7F9FFD855298FFFEFFFFBBFFEFFEFFFDEFFFDEEDB7EBDF9FFEEF6C17DE7BCFFCFE7EFFFFFFFFFFFF7EFFEA59AD67FFDB7F7FBDFFFFFFDDD6DFFD975DE9B7A9F67FB7B7EAE9FB6FFFFBBFFFFFFFFFFFECFADEE7A6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h5695FFF7DBFF577F7FFDEB59FEF6DFF7FFBFDA8AE7FFF91D56F35EFDFAFFFFF7FFFFFECBF7FFF939A95FBD4FFEFDBFFFEFFFF7F7E8557AA7ABCEEFE5DEDD32E799F7BFFB773FFFFFFFFFFFADEBFFD6C654EAFEBFEBFFFFFFFFFFFBDF97FFB29EBFB7D06FF57BED2AE6CFDFFD7AFFFFFFFFFFFF33FFFFD45BABFDED6EDBFB3FFBBFFFEFFA5D027FEBE6FDBEF76F8AB2D73DBDF9FAD7FFFFFFFFFF7EFF63FD758C51FFFCDBFFFFBFFFEFFFF97FFADFFFFC7C9BF7EEBAFFAF7DCB5BF7F5F933FFFEFF7FF98D3FBFAA1B77BFFB77FFFFFF7F7FFF7FBF9726F7FFFBFD2EFFCD35548777BFF5FBA6E7DF7FFFBFCF7EEFF5ED64EBFFFBEAFFFDFFFFFFFFEED2FA7ADDFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hDDFEFFF57BEEABFE9A7DEFEF7E2BAFFFBF7D24FBFFBAE87B92FFF5B7FFFFFEFFFDFAF97FD7EFCBFA7FCF57FFED79B68FAFBBFBF53955F7FDFF7EDBD6DFEFD68A7EFFEBFFFFFFFFFFFFFFFFDD3BFFF413F7FADFF7D7F7CB7AAC7BDFDAFF5CFFDFFEF97FEAEFBBBAE5BBFB96BBFFBFFFFFFFEBF4AAFFDE27EDEFE7EECF6A8A3D1D7FE6CFEED8CAFFFBFDEBF3D7FD7F571A7BFFAFFFFFFEFFF77FFDEF7FF33FFC9FFEDF3DFBDDFFD7FF15DBAFB5F63EFFBFFEE5D7EFDA6DBC6C36FE55FFFFFFFFFFDED6BFF74DD6EFE23FDCD99F65F22C58FF8FFFFBD9C7FFF7F9DBF5FDF7F65592CCF9BB7FFFFFDFFFFF79442FF2FFB6FDDFD3F7FFDFFFF7DF337FFFF76ABBD77F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hEFAF6BFFECBDF2595FE767FFFFFFFFFFFBE6BAA8AF1AFFB7AFFE7E3D27729D78FEBDFFCACF45D7FFD5D7FFFEDBD155ECB15F5BFFFFDFFFFFFEFBF7F770EFFBFF57FFFAEFFDF6FFB776DBFEDCFAAF37FFDABFEF6D3CEFAFF127FBEFFFFFBFFFDFFF7408019F5B6FFBDD3F7EDBADED5A9DFF7EFB631DDB8BFFAF7D967EE35D7FFF6EF67BFFFDBFF7FFE7EFB27C6FED375F2FF2F7FF2D67B7DFFDFEEEBDD51BEBFFB8BFED9B7CF6FFFAD5EFDFBFFFFFFFF7BFBADFB7FABF8AFFF6EFFFFFBBBCFE3FFE7EB34676EE4FBFD3FAFEFDC1EBFFFDDFF4BFFFFFFFFFFFBF6FEFFD5FEFFEF51DCE56DA6FF77ECFF7FAFCBAEA9373F2EDFDF1F6BF7FFFFE2FDB56FFFEFFFFDE;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4 .lut_mask = 16'hC840;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h4412925509140045404040000000080412BAE7EF76DBDFEDD77EFFFFFFFFFFFFBD5E9071CA40922128A42800A2415500252A29448880000248510976BBFEFFBBFDFF77FFFFFFFFFFCAE16F8E253529568512434A0894802A908080080004000002050BDFFFF7DFEF57FDBF6F77DFFFFF351E9071914884A852C92894522A4A804A1514A248408100800120226CBCBABBFFEFF7F5EE3556F7DBE5FF8E6C266A0328129221244135050040420822921422000008890911C5CEFBFFFFFF56D1D10A6C5A007197C991A88548448A911480482934A8A2884841004422000000481673DDFD3AA9FB56EEF793ADFF8E68364E16AA968A5444AA5490828206196512B255;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h100000000200480494FECD7E6DECBF2A6D529575B7C9B1E81041510332412202281150C412C90880012440000000002002BF2282B5A24483B6EF6ADB48364A17CF7AACF8893488A0826CAD32A424A54AA400904040020002401890742831924ADBB9B724BFC9B5E8308D1206B68A550929820289528A422508A400090040000041486B9A0284A0286D4ED9DB40764A17CD62EBB0416524A40220906489511950A50A0942020008010001204910000C0ADAF36E6DBF8BB5E83299144FBE925252A8922912562AA48A1050A0104494800000000524CC448450AFBEB5BAD574CA0FCD66CB3041690D0802488485294452454A8A0904020020001000000025012814;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h756BEFD76AAF37F0B29934CFBE9EE0D2A102624840B32530A5415420082402222000000800132000DFD6B97DBFD5D95F5D66CB7251611F08042509249654908E10340149010108000480482000003D10BA7DCFAAED7EAEA5A6D9348DAE9EE0E6B892B49229094561D54B5402549420A880100001408013A0D5DB74DFBAD5735A5926CB76D5E51F3BC74D4AC880661A1A4AA0AB7922414A021104A400040008007F769B6AD7ABADEDA6DD7DDB7A5AE9CCB832B53B7F91E1A5255D14849934A0554440014890000044AAADEEB56AFD76B75B6BAA6E95B756B34FCD5AC5806E1E52DA42C252AACA152028AA500201201280F7FAFBDFDDABDB5AEDB4D7D5EF6DBD5E;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hF222A53A7FB1E1A925BD3DAD4014AA9492010A50A40440105AAF5775775EAFEDB6DF7DBB75DAD7EB1DD55BCDC44E1E56DA42C0123B42404144A8408A11511544FFFBFDDFEEF5FABF5B7BDB6EDAB76935EA6AA4B23BB9E1A925BD3FE9C4B52A9411052A20840A4012AEEDAF76BBDF6FF5FFD56EB5AFEDBEDEB7905B5FCCC65ED6DA4280162A489522A450108A52A08AA0FBBFFBFFFF77DF5FD57FBBFF7A5AC5A158EF24803339A52925BD7DA15125404952AB4AA5084A200A7FF6FF5DADFDF5FD7FDDF6A9A7A53A5EAF109B354846DAD6DA42825404000A900904A510A3204AA4EEFFDFF7FFB7BFABAAB69BD658508121406440C895B9252925B5280081400005;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hEFB77F7FFF78F776EFF5EFD57D75EEFAD6B6D79DB9B6DEF22DFDAEEFFEDBDFFFFFF7FFFBFFFFFFFBFDFFF7EDF5D51BFFBD7FBD7FAFBB7BB77DDDAD6ACEEAAB2DFB6FFF7BEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE4DABF7DAEFEAF5DDB76DD76B76DF731D75D65FDEFBFF7B76F7FEFEFFFBFFFFFFFFFFFFFDEF7FFF7BA6FEDFFFDABFBEEFDABB7ABEDB69ADEBAAABB6DBED56DFFFBFFEFFDEFF7FFEFFFFFFFFFFFFEEF7DE536FFD6F7FEEF7756FEEAFEBADDF76B4DEDCDFAE7BF7F5BDFFFFB7FFEFFFDFFFFFFFFFFFFEFFFEF7A5BD77FBF6FBDDDFBABBF55D76B59B6F6B6B5FFFDEDD7FF7FFFBFEF7FFFFFFFFFFFFFFFFFFFFDFFDE8D7FFBEDFDEF775EFD6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hDEF7DBEAEDB9B5B6EAF767A7EEDFFEDFFFFEDBDFFFFFFFFFFFFFFFF7FFBFD57FADF7FB77BDDEBAFB77ADAEBF76D6DEDBBD7FDDFEBBFFD7BDB7BFFFFFDFFBFFFFFFFFFFFF7FFF7816FFBFBFFDEF7BEF5FAB7B7B6BAD6B65ADD5DAB717FFFF7F77EDEBFF7BFDFFFFFFFFFFFFFFFDEFF75BFBFBEDDF7BEEBBEAFDAEADD6D7BDBF76AB2BDFFAEFDB9DFCEF7F6FFFBFF7FEFFFFFFFFFFFFFDFD0D5EEF7FF7DEBBEDBFAEFBF77D7D66D5DB75FAD7DFFDBEFAABFFFFFDEFFBFFBFFFFFFFFFFFFBDFEEA7F7FFF75DFBFEBEEAFBAEBDD7D7BD6EB55E473F6FDFE52EFF558DBF7F7F7FFFFBF7FFFFFFFFFFFF527DBBDFFF6FABEBBFAEFBD6BD6AD7BB6EBDBDABFDA8DFEFFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFBF7DFEEFDFFFFFFFFFFFFFFDDC9DFFFFDFBFEFEFEEAFBAD7FD7BD796DD7AAEA7EBADF34AABFF4FADFBEFBFFFFDFEFFFBFFFFFFFFFE0B76F7FDFDBFFBBDFAEFFEAFAEFAFD6B95F1F53EBB5DBFDDBDFAFBDFFFF7FDFFFFFBFFFFFFFFEFFBC5FFFEF7EFFABEF7AFBD6DF5FB575BBEFBDABFD7A9AFA9554F3FF6FDBDFEEFBFFDFFFFBFFFFFFFDF32AD6FFF7F6FF7DEFEEFDB5EADFDEEED62A7F6AAD6BEBBBFFAEF9FD7EF6FFFFBBFDFFFFFFFFFFFFFC17FFDDFFBFFDD7BABBAFFF7F75B75BBDDFB6A7773D57E98D5DEEBBEBBFB6DFFFBFDFBFF7FFFFF7DF4B7FFFBEFDB7FEFFEFFAD5ADDEDBED6BB4DFDD52FEF34777D7BFFF7FEBFFFF77FFFFFFFFFFFFFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h85D6FBF7EFFF7FD77D5F7FF7777D7FDE672D2BADAAADFDF8FFF575AEFEDF7FFEFF7F77EFFFFFFFF7D27FBEFFFF6DDB7DD7F5EABDDDD7AAAB9566BFE7154716EF1BDDFFFBAFF5DEEFFFFBFFFEFFFFFFFFA1BDF7DDBBFFFFFFFDDFBFD7777DFFFD6E9B452CF77FBDB9ECAAAAEEFB7FF7FDFFFFFFFFFFFFFFBFF46FFFFFFFFB76DB5F76EB7DDDD6AAB7AED2AA7B5556EAEBBBEFFFBFBFEEFFBFFF7F7BFFFFFFFFFEF01AEEFBEFBFFFFFF7FFFFDFFFFFFFEEC01B7F95BAEB55555555556AEDBBDDF7BFFFFFFFFFFFFFFFDD2FBBDF7DF76DB6DD55557555555555BFEDAAFEEFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5 .lut_mask = 16'h8A80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h446A50AA58169052FFDDFAFF7BFEEEFEFFEAEC69250A4804100B26364E46DAC6924890C82809122029A52E9585C94B08DBFFBFDDDF6FFBABAABB4B12D2C524D102A489CBF1FB2D396D254F2694D2495B941AD1626A34A4E6FF77F7FFFFFBBEF6DDD5B5ED09395208A8BBF2342E05D2D6B2DAB0A94329BAA44BC42A99154A1211FFFFFFB776FFEFDDF76EDEBAF6D688A406440C8BD1FA2DA94D254F56BC564551B03B9526C221A54CFFFF7EFFFFBEFEFF7FFB77D75B6B765375BFF1542E05D256F2DAB0A943A9BAAE4EC46AD0295A48A2FFFFF7FBEFF7F7D7D5BFDD7DEDB5A9ADAAD12E2BD1DA2DA90D254E54BC5644512132912A92849519FFFFFFDF7DFFBFFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFF6D77EFBBDEDEFEFF6ED184AEA5D256F2DAB18B43A9BBAADA4D4E45445222A4FFFFFFFFFFFFFDBFBFFFFF7AEEFB77ABABBBAE69555E6DA90D254C74AC5244552592A1B02A295852FFFFFFFFFFDDFFFFF6F7DBDFFFAFDAFEFDEEFB96AAA396D6A090128A52ADA90088481405408486A9FFFFFFFFFFFFEFF6FFBDFEF6EBFD7FD5D6BBAD617FFD697B40004521895256DC5622A24014102002FFFFFFFFFFFF7FFFEFFFB7FFBF57D57F7FEEF7BC892ADE96FA9732DE76ADA923A19408AA828249A4FFFFFFFFFFFFFB6FFDEFFFBFFFFDFFDADAFBBDD276DD33ED4DE9DD21895256D45C4942004849245AFFFFFFFFFFFFFFFFDFFDFBFDF6FFBB7FF7AEEB6E8B67ED3B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hBAB666DE76ADA92B0324909512108AA5FFFFFFFFFFFFFFFDFFBFDF6FBFDEEFEB5D755EB9255896D4E55BBB6BCDDAD6D4E8CB2A2048AC2112BFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFDFABD6D2AF7B6F1BA4D4B53225292B1730E98EA2019AE9FFFFFEFDFFFFFFFFFDF77FFDFF7FFFDED5FDFEEB0951CDB2ECDF2FDEDDDED6D0C8CF0AB119F6440AFEF7BFFFFEFFFFFFFFFFF6DFFDEF6DFBFF56B77DE4BEB6DFBB62D0216221292F3630F64EC6092BF56FFFFFFBFFFFFFFFFFFFFFFFEFFFFF6F55FBD9AEDA456B6AD6BD2FDE9DDED6D0C9CF09B139F5F402FFFF6EFFDDFFFFFFFFFFFFFFDB7EEFFDFEAEEFD7653BBDBF6BD6D0204221200A3430F65EC60A0BFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hF7BFFFFFFFFFFFFFFFFFFFFBBFFFFBDF77F5B57BBA84C6D5BD6BAFDFB48409258BCF19E339F7F4867EF6FFDFFFFFFDFFFFFFFFBFFFFDDFF7DF5FFFDED55B7B6AEFBEFAAADA7366DA7432E61CCE289B79DFFFBBFB7FDFFFFFFFFFFBFFFFFFFEFFFDFF5EFBFE85ADBFB5EBAFFD6F9DBB6DABDD3DEB73D76596FBDFFFBFF7FFDFFFFFFFFFFFFFFFFFFDFFEBF7B557716AEADEBEFAAFF2F755B6D666D2549D6ABA6BFEFBF6F7FFBBFDFFFFFFBFFFFFFFFFDFF5BDDADFFA8ADFBFF7EBAFF55F5AFEDB7DDB6FAFEABB4FD4AFFEDFFDEBFF7FFFFFFEBFFFFFFFFDFF7FFFFFF6AFE52ADB7B5F7ABFEBEF55ADAB6DB8F2574DB12FFDA7FDBF7FFFFBB7FFEFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0000000000000A14200050432800000859424226A94040890A009002820001111294E36D7ECA3ACC510804104014B7EFAFBBBFFDDD4D149102B52990042A8840204A49000040080040AA1090B16FDF73EEE7756D2D435EFFFBFEEFBF7EFCE54A550A942AA28055148900002A511522021000000002768FBFFBD9AFF7F6FDFFB7DFFFFEF5FFFFBFFFA8D0428450290041245515010400004804108400157FFAF955AF7EFDDFBF75FD76F6E1121D5BFFFF460B29210A92550A81004042414000004020000002A0ADEDFFFFEBDF7FEFFFDFFF5BD6EBA5EEEFEF31549494D5450020149212100000000000000000001F7F3FBFFFFFFBFFFFAAFFFFFFFFBFFFB5BBBD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hCCA1424A00105545402081000C00000000000001042000004284DFFFEFDFFFA54FFD9D45BD7FEFEB22549921554A80101508282850150109AE24A55463DC6C21080327AFFFFFFFFA9016F8EFE9F6BD7F510A64A80084128940428282000004226DF54BABBD231B91A6859B601ABFFFFFFDE19511F669EBAD0D418802521148221498282480000001BF9FBFFED6FEECFF7BFAEDFFEEEBB5B7569AEBEF1B9F6E76A014252884CAA249422182920040004008C4F5AFFDFFBBB5BDAFFFBFF7FFDFFFFBFFBFBFED6BFBFB53A2808229200924288A28000494000A35126F7BEFEFEFF7CFFDEBF7DAEFFDFDDF75FF7F777EDDFF24085209421A9492925082AA42000400;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h8884B02EFEFFFDADFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEF9453084010A021494AA9280000A2805A47534200002AFFFFDFFFEFFFFFFFFFFFFFFEFFFFFFFFEFFF4BA825AA04554A2AA402010808000901900800900005757FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDFA8155A0B5B02259012A44840810284808040000000429FEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13D2A5B56048904AC801000820482A082010210000506355ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF642D5A0A24954D24228801410802802492440002024C9DF6FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF928242A0922AA0910400420000100040000001000011531292BD7DFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0929141549404B22912408A2A285240220804010802911D7DB769ECFFFFFFFFFFFFFFFFFFFFFFFFFA454224020B62494489184080000004080100000209B5008861249E949FFFFFFFFFFFFFFFFFFFFFF510140950A019141122010001448000408011000000075D5D01492B42376FFFFFFFFFFFFFFFFFFFF084C952890AC4C34080221428104844005524504004552423C0110575DB3D5FFFFFFFFFFFFFFFFFFA3224A86AF53534BA25240280410108950800000000028B41052671B826DEF6FFFFFFFFFFFFFFFFF945A907140280820110004825242A1120A1512244040820B21150CB0D5B7B4B26CFFFFFFFFFFFFFF52A16F8C3597648A;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 .lut_mask = 16'hC808;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~4_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~5_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h4412925509140045404040000000080410AA47CA24DB5FE5937CEEA5AD7F7FF5BD5E9071CA40922128A42800A2415500252A29448880000248510836B354EA9AECAB337E55B1A55FCAE16F8E253529568512434A0894802A9080800800040000020403CD5DF6976B17FCB545768EBA8B351E9071914884A852C92894522A4A804A1514A24840810080012022642898937547D7B54A3146F5DBE5FF8E6C266A0328129221244135050040420822921422000008890911454CAAEC64D54491900A6C5A007197C991A88548448A911480482934A8A2884841004422000000481253D9B53A28BA4466A593ADFF8E68364E16AA968A5444AA5490828206196512B255;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h100000000200480004DA855645A49A226D529575B7C9B1E81041510332412202281150C412C908800124400000000020002D2080B4A04481B6EF6ADB48364A17CF7AACF8893488A0826CAD32A424A54AA400904040020002401010240811000ADBB9B724BFC9B5E8308D1206B68A550929820289528A422508A4000900400000014842920084A0206D4ED9DB40764A17CD62EBB0416524A40220906489511950A50A094202000801000120081000080ADAF36E6DBF8BB5E83299144FBE925252A8922912562AA48A1050A010449480000000052488040440AFBEB5BAD574CA0FCD66CB3041690D0802488485294452454A8A0904020020001000000025012014;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h756BEFD76AAF37F0B29934CFBE9EE0D2A102624840B32530A5415420082402222000000800120000DFD6B97DBFD5D95F5D66CB7251611F08042509249654908E10340149010108000480482000003910BA7DCFAAED7EAEA5A6D9348DAE9EE0E6B892B49229094561D54B5402549420A880100001408002A0D5DB74DFBAD5735A5926CB76D5E51F3BC74D4AC880661A1A4AA0AB7922414A021104A400040008007F769B6AD7ABADEDA6DD7DDB7A5AE9CCB832B53B7F91E1A5255D14849934A0554440014890000044AAADEEB56AFD76B75B6BAA6E95B756B34FCD5AC5806E1E52DA42C252AACA152028AA500201201280F7FAFBDFDDABDB5AEDB4D7D5EF6DBD5E;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hF222A53A7FB1E1A925BD3DAD4014AA9492010A50A40440105AAF5775775EAFEDB6DF7DBB75DAD7EB1DD55BCDC44E1E56DA42C0123B42404144A8408A11511544FFFBFDDFEEF5FABF5B7BDB6EDAB76935EA6AA4B23BB9E1A925BD3FE9C4B52A9411052A20840A4012AEEDAF76BBDF6FF5FFD56EB5AFEDBEDEB7905B5FCCC65ED6DA4280162A489522A450108A52A08AA0FBBFFBFFFF77DF5FD57FBBFF7A5AC5A158EF24803339A52925BD7DA15125404952AB4AA5084A200A7FF6FF5DADFDF5FD7FDDF6A9A7A53A5EAF109B354846DAD6DA42825404000A900904A510A3204AA4EEFFDFF7FFB7BFABAAB69BD658508121406440C895B9252925B5280081400005;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hEFB77F7FFF78F776EFF5EFD57D75EEFAD6B6D79DB9B6DEF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFF7EDF5D51BFFBD7FBD7FAFBB7BB77DDDAD6ACEEAAB2DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE4DABF7DAEFEAF5DDB76DD76B76DF731D75D6FFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFDEF7FFF7BA6FEDFFFDABFBEEFDABB7ABEDB69ADEBAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF7DE536FFD6F7FEEF7756FEEAFEBADDF76B4DEDCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEF7A5BD77FBF6FBDDDFBABBF55D76B59B6F6B6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDE8D7FFBEDFDEF775EFD6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hDEF7DBEAEDB9B5B6FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFD57FADF7FB77BDDEBAFB77ADAEBF76D6DEDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7816FFBFBFFDEF7BEF5FAB7B7B6BAD6B65ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFF75BFBFBEDDF7BEEBBEAFDAEADD6D7BDBF76FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD0D5EEF7FF7DEBBEDBFAEFBF77D7D66D5DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFEEA7F7FFF75DFBFEBEEAFBAEBDD7D7BD6EB5FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF527DBBDFFF6FABEBBFAEFBD6BD6AD7BB6EF7FFFFFFFFFFFFEF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDC9DFFFFDFBFEFEFEEAFBAD7FD7BD796DD7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0B76F7FDFDBFFBBDFAEFFEAFAEFAFD6B9FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBC5FFFEF7EFFABEF7AFBD6DF5FB575BBEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF32AD6FFF7F6FF7DEFEEFDB5EADFDEEED6FFFDFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FFDDFFBFFDD7BABBAFFF7F75B75BBDFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DF4B7FFFBEFDB7FEFFEFFAD5ADDEDBED6BFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h85D6FBF7EFFF7FD77D5F7FF7777D7FDEFFFFFEFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D27FBEFFFF6DDB7DD7F5EABDDDD7AAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1BDF7DDBBFFFFFFFDDFBFD7777DFFFDFBFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF46FFFFFFFFB76DB5F76EB7DDDD6AAB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF01AEEFBEFBFFFFFF7FFFFDFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2FBBDF7DF76DB6DD55557555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5 .lut_mask = 16'h8A80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h759D9FFF3FEEFFFFFFFFFFFFFFF27E3F6DCDDBBAEFFF7DFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFDF2CAF7EF7FFFFF5FFFFFFFFFFFFFFEFDFE8963576E4BFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5D3D9BED7FE7F9BFFFFFFFFFFFFFFEDFD85D3491B77DFFFFBFFFFFFFFFFFFFFFFFAFDFFFFFFFF7ECD2D6E7B77BEFEF7FFFFFFFFFFFFFFFFF67A2CAFEF2B6FFFFFFFFFFFFFFFFFFFED93FF9FFFFFFFBFBBEAB1FA7FFFFFAFFFFFFFFFFFFF7F9FFD85529877EEFFFFBBFFFFFFFFFFEFFFDEEDFFEFFFFFFEEF6C17DE7BCFFCFE7FFFFFFFFFFFFF7EFFEA59AD67DFDB7FFFBFFFFFFFFFFFFFFD955DE9FFFFFFFFB7B7EAE9FB6FFFFBBFFFFFFFFFFFECFAFEE7A6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h5690FFF7DBFF77FFFFFFFFFFFEF6DFF7FFFFFFFFE7FFD91D56F35EFDFAFFFFFFFFFFFECBF7FFF939A95FBD4FFFFDBFFFFFFFFFFFE8555AA7EBFFFFFFDEDD32E799F5BFFB773FFFFFFFFFFFADEBFFD6C654AAFEBFEBFFFFFFFFFFFFFF97FFB29EFFFFFFFFD57BED2AE6CFDFFD7AFFFFFFFFFFFF33FFFFD45BAB6DED6EDBFF3FFFFFFFFFFA5D027FEBFFFFFFFF6F8AB2D73DB4B9FADFFFFFFFFFFF7EFFE3FD758C51FFFCDBFFFFBFFFFFFFFFFFFADFFFFCFFFFF7FEBAFFAF7DCB5BF7F5FFFFFFFFFF7FF98FFFBFAA1B76BFFB77FFFFFFFFFFFFFFBF9726F7FFFFFF2FFFCD3554877797F5FBF7FFFFFFFFFFCF7FEFF5ED64EBFFFBEAFFFFFFFFFFFFFED2FA7ADDFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFEFFF57BEEABFE9A7DEFEFFFFFFFFFFF7D24FFFFBAE87B92FFF5B7FFFFFFFFFFFFF97FD5E74BFAFFCF5FFDAD79B68FAF9BFBF7FFFFFFFFFF7EDBFFFFEFD68A76FFEBFFFFFFFFFFFFFFF7DD2BEBF413FFFEDFF3D7F7CB7AAC3BDFDFFFFFFFFFFEF95FFFFFBBBAE59BFB96BBFFFFFFFFFFFFF4AAFEDE27EDFFFFFFCF6A8A3D1D7FE7CFEFFFFFFFFFFDEBB3FFFD7F471A7BFFAFFFFFFFFFFFFFFFEF55B33FFC9FFFDF7FF9DDFFD7FF14DBBFBFFFFFFFFFFEE5D7FFFA6DBC6C36FE55FFFFFFFFFFFFFEBFF74DD6EFE23FDCFF8F65F02C58FF8FFFFFFFFFFFFFF9DAF5FFF7F65592CCF9BB7FFFFFFFFFFFF9442F72FFB6FDDFD3FFFBDFFFF7DF317FFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hEFAF4BFFECBDF2595FE367FFFFFFFFFFFFE6BAA8AF1AFFB7AFFE7E3F27729D78FEBDFFFFFFFFFFFFD5D3BFFFDBD055ECB15F5BFFFFDFFFFFFEBBF7F770EFFBFF57FFFAE7FFF6FFB776DBFFFFFFFFFFFFDA976F7F2CEFAFF127DBEFFFFFBFFFFFFF7408019F5B6FFBDD3F7CDBAFED5A9FFF7FFFFFFFFFFFFFAF7D967EE3557FFF6EB67BFFFDBFFFFFE5EFB27C6FED375F2FF2F6EF2F67B7DFFDFFFFFFFFFFFFFFB89BEDFF7CB6FFFAD5EFDFBFFFFFFFFFBBBADFB7FABF8AFFFE6FF5BFBFBCFE3FFE7FFFFFFFFFFFFFD3BAFEFDC1EBFFFDDD74BFFFFFFFFFFF9F6FEFFD5FEFFEF51CCE56DA6FB77ECFFFFFFFFFFFFFFFFE6DEFF1FEBF7FFFFE2BDB56FFFFFFFFFE;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFB7FFDEDF3EAD24F7506A555F30EA689BBFEEABFCC98DAFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF9569FFAF69E1429B8A9D9D172146C1C76EEF85740B6662D97FFF33FFFFFFFFFFFFFFFFFFFFFFFFF6FE95FFDAB694BD682142D4F95EB90F38BBDF758BF5199156BFFFDDFFFFFFFFFFFFFFFFFFFFFFF7F553FBFFADD4AB8E9BDAA84F80840CF48600B5DA3D0AE668AE67FA2AFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFD5A6958F5276577B8567AB20B7D77466985F3194655F7EDDFFFFFFFFFFFFFFFFFFFFFBEFFFDFFFFFFEFA5FF15E09AAED62AA4C95602AC2586760C62B12DDEAAE87FFFFFFFFFDFFFFFFFFFFFFFD7FFFBFDFADFB8EA3366F3216309B228C;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h573FB7899F3B50CD7B7B577FFFFFF7FFFFFFFFFFFFFFFFFFFFFFBFFFF7EF7578EB088F494A4C58A3288050166A88AC30D7F53BA9BFFFEFFFFFFFFFFFFFFFFFBFFFFE7FEFC92C9A8B9CF6A86AA5720559D7558AA914F453D69DA9DDF6DFFFFFFFFFFFFFFFFFFFFF5FFFFDFFFF3E97F465EB4814AD58816AA4289A7516CB034420FD56EECB6FFFFFFFFFFFFFFFFFFFFEDFFFFFFF0AC1558AD419936332A77C10AA826508A134B4A3AACB4BBBB6B3FFFDFBFFFFFFBFFFFFFFACFFBFB5ADFEA52A4A04249CCD5885A644AD10E25E8B4A5411F8F6EEDA1EFFFFFFFFFFFFFFFFFFFE5E94D4CAFEB7ABA5B47A8D6332E77A491252AE0A0164A110A4B75BFC2DEB3FFFEB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFF9B2B3353FEFFDD65E9491F494DD38A594A90850A0A81112860CDBAF53FB15FFFFD7FFFFFFEFFDFFE65D4DCAEFDD5FEB2BFBEF596B22C79A65544705552AA48C7061AF75EEADFF8FDFFFFFFFFFFFFFF7DBE9F777BB6FEB73FD1451E494FD386D9808B8B10A4512E30110FEFF6BFFC4AFFFEFFFFFFFFFFFFF6D2F8EEDEF8BBFFF48AB069A4B02C79246E60254E0204A98AD0C7EDD9ED755D7FFFFFFFFFFFFFFFFD2D97543BA7FFFFFF3C2E14134F9386DB811550A2D0A85020280FFFF7B7FAF19FFF7FFFFF7FFFFFF6F69AB7CDE9BFFFFAC1A15B6CB06C79247C8496182D52040A021F5F5EFFE7ACBFFFFDFFFFFFFFFBE9ADADE8B6FF7FFFFE122;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hC9492CF9386D3843249E5420148A0814F7FFFFFDF8BDFFFFFFFFFFFFFFFFED6535F514F7F6FD169D4BB6B307C795D748DB210B9549102240FFF7FFF567EF7FFFDFFFFFFFFF7EFFB7CA5EEAA9F9FEE16292494CF878EA288724DC84C090048012FF8FEFF7ED7BFFFFBFBFFFFFFFF7F6ECBFF5B575767B3E9AD7B67317871DC670DB20331548A00040FEF7CBDFFFFFEFFDFFFFFFEBFFFFDFBB4ADADFDA8BB4C56538598CF978E3698F24554CD020040400FF7FDF7FFFFFFFF57FFFFFDFFFFB7FEDFFF775F37EFD3A9593AE73AEA71014D0DAA8A22592001022FBFFFFFFFFFFFFFB7FFFFDEBFFFFF7FFB7DBBF55F7F2ED6A4CFB9CF758ED562F2842888200200108;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4 .lut_mask = 16'hC480;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFECFFFF7FEFFE3FFFDBFFD7FFEEEFE7FDDFBFD5B72F675BA74229D0913D001040812004FFFFFFFFFFFDFFFFDFFFFFE7FF2F7FFFFFFFFEF7FFBAD57B5FF5FDFDDA95572EE4C0100004480040FBFFFFFFFFFFFFFF7FFFFFFFFFFAFFFFFFFFFFEFF56FBFADEABFDEDF6FA2A8D1392802A103008112BEFFFFFFFFFFFFFFFFF7FEF7FE3FD7FFFFFBFFFADFDD7BFFFFEBFF7FFB59561E9082A40A48252840FF7FFF7FFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFE7F577EEFFFF7D6BD7DE723960485412600092023CFFFF5FCFFFFFFFFFFFFFFD7FFFFF7FFFFBFFFFFFFFDFDFDFCDDFFFBFF695400921014414A064A982BEAC03E7FFFFFFFFFFFFDFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFF7FFDFFFFFFFFD3AA7FA57FE7515A4962A914249095051B2136A11FFFFFFBFED207DFFFFFFFFFFFFDE76ABFFFFFFF6C211FF0047204A5248154A089494050C8CC9114CFFFFFF7E18460BFFA5BFCFFC3F7D85F1FFFC3E8C1DB67C5BA8A92000258A099322212AA2A124CA22FBFFFE8744B177FF778F11F95FB08016EFF39F634B6F53DE6F568B5A85759078DD9A8010140A445145FFFEA02A8489FE555B7E77CDC7376FC74CE9BDF5B5AD85B5B6EAADBDF2F7AE0264090142A1228822FFE42A80AD627AA9A753A12F3D7DEB7CEBF7EBDDDED67EDF5B55564A2D4AD5541AAAAB10089024887F410056129D280011BF6EC9ABCC9D4FBF5D7F775F7DFAD2D75BEB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hBBE7BF5FFFED9EF749A60681223F14A500414082AA4482882A547BFFE575EF52D5F5DD5F5B5CB6DCF77DAB7776D4FFBFA250D0548898401089951AAC02A8002190A88450888200096D1555D52803EB2B9CD75DDADBBBAAD5148A0922224C924A24122521D5064E1A25116AD24555C88010410108000C28D964B46AED556EEC59A949345554224881024AA094205882C092629329A94A065807249044DDE3870CBA45B537B7EAB3A6423282892B95266449208C444A852824409550D7569D292569CFADCA620828D045A0D290B8AD9F69358D5C52804CD1952C991241005094B50800462000408492841012919DF7D70C1A032D4603AB65A642A042A46D220854;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hD24A029CAD0A4140513480808482004010408012420828914CB8E6FBFD55BF4B9C52B89A945AB64A29213A0260A404100200281200208002020001001000004800021AB6EE8CAAE5232A472163A14922052A84091401014400410201100451042410888400050000200001DD5BF791104845484C948C12DA54D20214CB900080880000100042022851440009210000000000000AA00000002528250248736C0A2A490A40344D0AA4009280C4240004810011222000000000000000000000000088828068A5000152452D4537C82AE71F34407B395A94000000000000000000000000020000000000222894800215B72490A2089024952AE4C92B0213A5624000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h56FD7D5FEEBFFFBFFDBBC6F7E769EEFFFFBFFFFFFFFFFFFFE6BFEFFDD5FFFFFB7624A3FFFFFFFFFEDDAFD7F77BEFEFF73B4F3DAF5EBFFFFFFF7FFFF7FFF7FFFCDFFFFFFB9DFFFFEAABFA5BF6FFFFFFE366FFFDFDDEB7FFFFF6A8EF7FEFD7FDFFFFFFFFFFFFFFFFFFDB7F7FF56FFFFFF4DE8BAEFDFFFFFFACDBB777FF77DFFDBB35AF2B9FDDFFFFFFFFFFFFFFFFFFFFF336FFFFFE5FFFFECBEA5453FFFFFFFEFB6AD8FDDFAD7FFFFFE82AFEFFFFFFFFFFFFFFFFFFF7FF7FFDEDFBFFF5FFFFFF6AAF6BEFFFFFFFFF4C1FFF577FF7FFFFEF5596A5FFEFFFFFFFFFFFFFFFDFFFFFCF5DFFFFFA7FFFFCB7FA8D13FFFFFFF983FB5BFD0ADDBFEFFF9AFDEF3FB7FFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFA73F7FFFBFFFFFAD734B96FFFFFFFFB3FAFFF7FFF777D4BDFC7451AFFDFFFFFFFFFFFFFFFFFFFFDB5DFFFFFE7FFFFE13CAB2E1DFFFFFEB7DAFED7DB56AAD133AF395FEF7EBFFFFFFFFFFFFFFFFFFFFFABBFFFFFDFFFFF6BEB4B52FFFFFFF97AEFABFDFFFFFD7E9CF7A3B55BBFBFFFFFFFFFDFFFFFFFFFFF77DFFFFFFFFFFF8D5DB8E93DFEFFEBBF7AFF57FD7AAFDF44BD5E5E97F8FFFFFFFFFF7FFFFEF5FFFED7FFFFFFBFFFFF16EACD06FFFFFFFD6DD757FEFFEFD6FC7247A3F47FFFBFFFFFFFFFFFF7FFFFFF7AEFFFFFFFFFFFFEFAF7B559BBFEFFD7FF7BFD6BFFFAF9A00132FC4BAEFB6FFFFFFFFEFFFFFFBFFFFDFFFFFFFEFFFFECA3EA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hDAA6FF7DFFBEFFDD5FD5753FDE7FF7CBF7AED3F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDFEAF203BBFFFFD57D7EAEDAEDEE5FB145D18DBFFFDAA8FFDFFFFFFFFFFDFFFFFFEFFFFFFFBFFFFE27FEF9EEEF777EFFAD6EF76F56B7F3D436AEBDFFFFFD4F7FFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFC904353FFFFDDAF8B5DDDBF90AACBD881B5BFFFFFFF17FDFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFD4B29AFF7EDB7FBB56B76C06DD220257F5EFFFFFFFFE9BFFFFEBFFFFFFFFFFFFFFFFFFFDBFFFFEFF9B496FF78AEEEAE0D95897F13293713C5F5FFFFFFFFFDDFFBFFBFFFFFFFFFFFFFFBFFFFAFFFDFFFFA892B258FDB3BFAB45A7384E8D6C8ED7B5B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFFFFF6FFFDF7FFFBFFFFFFFFFFFFFFEF7FFBFFFEA565AD47EADC1C29B010458150B46398DEEFFFFFFFFFFD3FFFCFFFFBFFFFFFFFFFFFFFB5FFFFFDED2B08A57FFD62E1D44E6BB43AAAC39462237FFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFF8BFFF7DDAA94B75CFBFF054AA533D00AD1554D0B0C9DDFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFEFFF57FFFFFA52E95BF2BF54791D2A5C66652FFB112DB7720FFFFFFDFFFFFFFE7FDFF5FFFFFFFFFFFFFFBFFFFFFFBD56AC55ECB982EA51638943FFACAA7C49AD5FFFFFF7FFFFFFFDFFFFEFFFFFFFFFFFFFFF4CFFFFF8D555D34ABB73AEA0AA1415BEEBFB7A83B67B79FFFF9AFFFFFFFFFF7FEFFFFFFFEFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .lut_mask = 16'hA820;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFF93CE5EEA3711F7FFFDFFFFFFFFFF4FFFFFFFFFFFFEB4DB5BA2EBD5DE9F6DDF7FFFFFFFFFFFFFFFFEEE79D952CD7F97FFFFBFFFFFFFFFBFFFFFFDFFFFF93F35565EDDFFFAB996ADFFFFFFFFFFFFFFFFFDB31F76F9ABB8BFFFEEFFFFFFFFFEFFFFFFFFFFFFFFE9CAEE6BA5AFFCEE4B7DFFFFFFFFFFFFFFFFFB56F34DF6B555DFFFFFFFFFFFFFFDBFFFFFFEFFFFF4BEBB2DDB36FD3BD95D5BFFFFFFFFBFFFFFFF7D756FBFBDDE1EBFEFEFFFFFFFFFFFBFFFDFFFDFBFFBDD43F627FFFBD6B6B57FFFFFFFFFFFFFFFFFF3AABFFBA2A571FFFFBFFFFFFFFFFFFFFFFFFFFFFFFEE6BE9BFB6BFF73FAEB7FFFFFFFFFBFFFFFFF5ADEDFF6CFBDDB7F7EFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFFFEFFFCDB9D53E4DEBF74FE55DFFFFFFFFFFFFFFFFFEB7757FEDFB596F9BFD7FFFFFFFFFFFFFFFFFFFFFFFF6F62AB5BFDFFF75FFF7FFFFFFFFFFFFFFFFFD6DD68F531EDF9D77FBFFFFFFFFFFFFFFFFFFFFFFFFDFAB336EDEDFFFDFD11DFFFFFFFFFFFFFFFFDA935D6BD6EBB672AFE7FFFFFFFFFFFFFFFFFFFFFFFFD1D85D9BBBBFFFDFBFEBFFFFFFFFFFFFFFFFFB7DA2D32C76AFA77FFFFFFFFFFFFFFFFFFFFFFFFFFB7E25E6FCDFFFDFBECDBFFFFFFFFFFFFFFFFF89CB7DAEBB6FBC7DFFBFFFFFFFFFFFFFFFFFFFFFFFFDAFD15A9BBE7FFFFE76FFFFFFFFFFFFFFFFFE7636053EAD69EB89FFFFFFFFFFFFFFFFFFFFFFFFFFFF6A37AD7B7B7FDF7F5BD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFD95C9B2FD59BEB257FFFFFFFFFFFFFFFFFFFFFFFFFFFF5DC656B6B2FFFFFDDF3FFFFFFFFFFFFFFEC1AF36EF72D7E6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9D2B9D9776FFFFFFCB6FFFFFFFFFFFFFFF9BFC74B90A52ABB955FFFFFFFFFFFFFFFFFEFFFFFFFFFFEBD5E2E74B3FFFFFFEDFFFFFFFFFFFFFFC757FD2F6F1FD7EEDBEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AB13D5FEDDFFFFFFBFFFFFFFFFFFFFFF7DFFF69BC56A5ABC6EAFFFFFFFFFFFFFFFFFFFFFFFFFFFF574AA9A69D7FFFFFD77FFFFFFFFFFFFF3355FE17E9AEDB6EB955FFFFFFFFFFFFFFFFDFFFFFFFFFFFDD5FD65FF3BFFFFFFA7FFFFFFFFFFFFEEF5DF7EEB6D572B9ADA7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFB3FFFFFFFFFFAB928BAF36FFFFFFD5FFFFFFFFFFFFFEDAF7FFFBC5B9EEB296BBFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7D775EEDFFFFFEDFFFFFFFFFFFFFFFEFBFB7ED9E2653DDA3AFFFFFFFFFFEFFFFFFEFFFFFFFFFFF522595FFADFFEFFF7FFFFFFFFFFFFFFD57CFF5B739FBED517BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFEDD5E2A1E73BDFFFDDFFFFFFFFFFFFFFEBFFE97FE67AD76AEB7DFFFFFFFFFFEFFFFFF5FFFFFFFFFFFEBF3EFDD5FDF9FFEFFFFFFFFFFFFFFF9BEBFADDBBD7B5FD15FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD04AA7FE7BFBFFBFFFFFFFFFFFFFFFBFFC057F255EFA9EFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFB;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hDF777D75D7DFF7FDDF7DD7575D55EFBFEAEFEFBDD7EFBBFBFFEFEFFFAFDDFAFFEEAEEEBBFFFFFFFFFE9D7D555D7755D5757575DDF57BEBEFBBBFBBEEFAFEFBAE7555557BBBB7BFFF77F77FD7DD755DDDFD75F7DF7DF57F777DDFDDFDF75D9BDAFEBAFBD57EFBFFBEEEFBFFEFFEBDEEFBEFBFBBFEEBBAAFFEABD555775757575D555DD7755F6EBEFBFFFBEFEEEBAFEFBB55555EAEEDFBFA555ED7955D5755F75575DFDD7BDFFFF77FDFFD775F5D776E9FABEFBFB7FBEFBBEBEBEFAEFAD7EFBEEEFAEBBEBBFBFFFEB5DD577555755D5D55DF777DF75DEBFBBABEBFFEFBAFBBE9DD5555E7DB9D7BAFDDFFFEFDD7F5F55D7DF7F775FF775DDDD7F5DDFFF7FDD5DF6E;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFEFBFED5EEBBEEEFBEFBEFEF7EF6EFFEEEFFAFFBBFEEFADD575D57575DD577555555DF5777BFAFBEFBFFAEAEEBFA755557557DBB57B9F57796D7777D5555D7577D7777DFFDF7DFFD5F77D5F757DD57FFAFBBEBFEBFEEFBFEBFEEFEFEE7BFBFBAFBAEBABFFBBFB775D5D5DD5DD57757DDD5FF77FD77BAFBEEFBBAFEEEFEB75D55555E5BB5F7E7775B7FD75D57777F7D7577DFFFBD7BDF7D5FF77DFF7DF575FEEAFBBFBE9BF9FFAEBFEFBBFBEF7DEAFAFFBEFAEFFBABF9DDDD77755555575D75555755D55DDEEEBFBFEEBFAAFFEB9555557577FF5D57B7DDFDD575777D5555D757FDFDBDFFFD7BDFF575F7D5F75F5F5FBFBEEFEBFFEEAFFBBAEEBFAEBEDFFFFFEB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hBABFFEEEEFF7D777D555D77DDDD55D757DFF7FD57EFBFBEEFBEAFFBBBFDD557D57EEA9D55D5557667F575DD7555F7D75D7DFFB75DF75777FF57F7F6DF77DFEFBEFBABEEBAFFBAFFEFFEFB7EFFEAFEEFBBFEEEFFBFED55D5575755555755DD75D55D5D57DDFBEBEFFAEEFEEFEA9957EEB6EAEED5F75DF76FFD5F5557D75555DDFFD77BFFFF5FFD7DDDFF5DDD57D5FDFAAFBFFEBEFFAFEBBAFFAFAFDEEDFFBEFBFABBFFEBBED77D77755575DDD5F55D555D7775DF776FFFBAAEFBEABAB77FAEAFEFBFBDDD557755D96DD5755D75DD755755FFFEDF5FD55FFF5DDDF77FFD7DF7BFFEFBABEFE6FBBFB7BBBBF57BEFBBFBEEABEEEAFFF97D57555575DD575D5775DD5;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 .lut_mask = 16'hEE22;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 .lut_mask = 16'hF2F0;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h446A50AA58169052FFDDFAFF7BFEEEFEFFEAEC69250A4804100B26364E46DAC6924890C82809122029A52E9585C94B08DBFFBFDDDF6FFBABAABB4B12D2C524D102A489CBF1FB2D396D254F2694D2495B941AD1626A34A4E6FF77F7FFFFFBBEF6DDD5B5ED09395208A8BBF2342E05D2D6B2DAB0A94329BAA44BC42A99154A1211FFFFFFB776FFEFDDF76EDEBAF6D688A406440C8BD1FA2DA94D254F56BC564551B03B9526C221A54CFFFF7EFFFFBEFEFF7FFB77D75B6B765375BFF1542E05D256F2DAB0A943A9BAAE4EC46AD0295A48A2FFFFF7FBEFF7F7D7D5BFDD7DEDB5A9ADAAD12E2BD1DA2DA90D254E54BC5644512132912A92849519FFFFFFDF7DFFBFFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFF6D77EFBBDEDEFEFF6ED184AEA5D256F2DAB18B43A9BBAADA4D4E45445222A4FFFFFFFFFFFFFDBFBFFFFF7AEEFB77ABABBBAE69555E6DA90D254C74AC5244552592A1B02A295852FFFFFFFFFFDDFFFFF6F7DBDFFFAFDAFEFDEEFB96AAA396D6A090128A52ADA90088481405408486A9FFFFFFFFFFFFEFF6FFBDFEF6EBFD7FD5D6BBAD617FFD697B40004521895256DC5622A24014102002FFFFFFFFFFFF7FFFEFFFB7FFBF57D57F7FEEF7BC892ADE96FA9732DE76ADA923A19408AA828249A4FFFFFFFFFFFFFB6FFDEFFFBFFFFDFFDADAFBBDD276DD33ED4DE9DD21895256D45C4942004849245AFFFFFFFFFFFFFFFFDFFDFBFDF6FFBB7FF7AEEB6E8B67ED3B;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hBAB666DE76ADA92B0324909512108AA5FFFFFFFFFFFFFFFDFFBFDF6FBFDEEFEB5D755EB9255896D4E55BBB6BCDDAD6D4E8CB2A2048AC2112FFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFDFABD6D2AF7B6F1BA4D4B53225292B1730E98EA2019AE9FFFFFFFFFFFFFFFFFDF77FFDFF7FFFDED5FDFEEB0951CDB2ECDF2FDEDDDED6D0C8CF0AB119F6440AFFFFFFFFFFFFFFFFFFFFF6DFFDEF6DFBFF56B77DE4BEB6DFBB62D0216221292F3630F64EC6092BF5FFFFFFFFFFFFFFFFFFFFFFFFEFFFFF6F55FBD9AEDA456B6AD6BD2FDE9DDED6D0C9CF09B139F5F402FFFFFFFFFFFFFFFFFFFFFFFFDB7EEFFDFEAEEFD7653BBDBF6BD6D0204221200A3430F65EC60A0BFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFBBFFFFBDF77F5B57BBA84C6D5BD6BAFDFB48409258BCF19E339F7F486FFFFFFFFFFFFFFFFFFFFFFBFFFFDDFF7DF5FFFDED55B7B6AEFBEFAAADA7366DA7432E61CCE289B79FFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFDFF5EFBFE85ADBFB5EBAFFD6F9DBB6DABDD3DEB73D76596FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEBF7B557716AEADEBEFAAFF2F755B6D666D2549D6ABA6BFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFF5BDDADFFA8ADFBFF7EBAFF55F5AFEDB7DDB6FAFEABB4FD4FFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFF7FFFFFF6AFE52ADB7B5F7ABFEBEF55ADAB6DB8F2574DB12FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0000000000000A14200050422800000859424226A94040890A009002820001111294E36D7CCA3ACC510804104014B5EB8BB2BAF9D54D149102B52990042A8840204A49000040080040AA1090A12DCD33AAE7756D2D424EAEFAFECF1F3EF4E54A550A942AA28055148900002A5115220210000000027687AEEB488BB3D2FDBAB78FAB74E0EAAA1D75A8D0428450290041245515010400004804108400155ABAF955AF7EECDF2F75E972F4A1121D5BEBBF460B29210A92550A81004042414000004020000002A0ACA9BBFBAADF75EAD75F6F0BC66BA5EAEEC531549494D5450020149212100000000000000000001F572EAD555BB1AFDFAAD5BD7D7D9AB5151BBD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hCCA1424A00105545402081000C00000000000001040000004284D76BEE577DA547D59545BD75E56B22549921554A80101508282850150109AA24A55441DC6C21080225AEA3DECEBA9014B86541563D55510A64A80084128940428282000004224D504AA13D211390A2858A401AB57BCAAD618111F469C2AD0D418802521148221498282480000000B58F97AED25ECC6F2AB0ADADAC6B94B7549A6BCE1B9A6E52A014252884CAA2494221829200400040084070ADD4FB39B1BD8F72B6E3A657B55BADAEBBC423B9FB53A2808229200924288A28000494000A35124F52AB46C68485788B1190EDD8DDCA75BB2F376ED55D24085209421A9492925082AA42000400;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h8084B02EECAB69ADDF2DE2EEDAD7BD757F6EF779FB795FE79453084010A021494AA9280000A28052475342000028BD254976AF5B77AD6FD792DA4DD6CDAFE56D4BA825AA04554A2AA402010808000901100800900005615ABEB36D6DDAB7E9BAFFB6FB5B7D74AF9FA8155A0B5B02259012A44840810284808040000000429EEED5AE5AFF5FFD5F6FD4DD6DFDCDD7DA5513D2A5B56048904AC801000820482A0820102100005043012CF59B8AEA9B75BA6F77EF477BEEF7FF642D5A0A24954D24228801410802802492440002020419F4D75AED7DBB6EF7EFDDDCDAFDB65BBD69928242A0922AA0910400420000100040000001000011520290A9349276F9AEBB;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h77EFED5DEFED577F0929141549404B22912408A2A285240220804010802801954B369ECF92AF7B77DD5B37F75DBBEDCDA454224020B6249448918408000000408010000020935008840001604989ADECB777FFDBFBFF7FFB510140950A01914112201000144800040801100000002551501490942276D25BEDDEDCFEFED5DB77084C952890AC4C340802214281048440055245040045524228010055499155E45676F7B7B7FFFFDDA3224A86AF53534BA25240280410108950800000000020941012270B0265A62FABA5BBFFFF7F5EFF945A907140280820110004825242A1120A1512244040820901110830D51690906CD74AB6FBEBFBBF52A16F8C3597648A;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 .lut_mask = 16'hC808;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4_combout 
// ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ) # (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~5_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~4_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFBFD6FAEFFEFFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42A16F8F3DBF7FDFF7FFD7FFDFBEEFFFDEF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF351E9071DFEFF7AD7BFDFEBDF7EB7FF56FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAE16F8E6EB77BD7AD3EF7EFBFF5BD7FB5EEEFDDB7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF241A007193D995FED7EDFFDFDBBECBFEFFBFBFF7DD6DEBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93A5FF8E68366ED77FF7FB75FEEB7FFFD6CBD75D77B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C52007197C9B1E9756975BBBB75EB7FFF7FF9E69AED4DAA;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92AD6A8A48364E17EFBEAEFCCDBEFFFFDFEEAF3BED36F77FFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF49109524B7C9B5E83085530776DB7F5FFFD352CD5BDB5AB55BFFEFFFBFFFFFFFFFFFFFFFFFFFFFFF244648DB40364A17CF72EDF94975AAFFDF7FFD76AD75BDDAF75BFFFFFFFFFFFFFFFFFFFFFFFFFFFF92B12624BF89B5E8329D144FBE9ADBDBFFDF7F9B76AEE6AF5AF5F6FFFFFFFFFFFFFFFFFFFFFFFFFF250C919240744A17CD66EBB0416DBFADDFFFF6EDA9D55B75EFAF5FFFFFFFFFFFFFFFFFFFFFFFFFFF50414A452A8B35F0329934CFBE96F2FFFFB77B7AD6BBADBAB575F7FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h8A9410289550C80F4D66CB3041611F3DDFFD9DF7BF4CDACF5ABEAFFFFFDFFFFFFFFFFFFFFFFFFFFF20294682402A26A0A299348DAE9EE0F7FBDAF6DBE9AB6F71EFCBFEB6FEFEFFFFFFFFFFFFFFFFFFFF458230551281515A5926CB7251611F19476D4B6FD7F6BA9E2AB4ABFDAB6BDFD77FFFFFFFFFFFFFFF2A248B20452A8CA5A6D934892A1AE0C438B2B5377F99E5E5B55F5486DDBEB7FDEEFB7BFFFBFFFFFF80896495285452125922822485A5163347CD4AC4806E1E5ADAA2EB7B66CB5FAAFFBFFEFF7FFFFFFF5552114A95028948A49455916A48A94CB032A53A7F91E1AD25BD3DAD5535EADFD75DFFFDFEFFFFFF08050420225424A5124B282A109242A1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0DDD5AC5804E1E56DA42C252BFEB556F6DFEFDBF5BFBFFEFA550A88A88A15012492082448A252814E22AA4323BB1E1A925BD3FEDC4BDBFBEBB57BF7DFFBEEEBB00040220110A0540A4842491254896CA15955B4DC4461E56DA42C0163B4AD57BEEFAD5DF7FF5BFED511250894420900A002A914A50124121486FA4A03339A12925BD7FE9D5B76ADD7BAFEF75AD5F7F7F04400400008820A02A80440085A53A5EA710DB7FCCC65AD6DA42825EAFFABFBFAD54B55AF7B5DFFD800900A252020A0280220956585EC5A150EF64CAB7B9252925BD7DABFBFFFFFFF6FB5AEF5CDFB55B110020080048405455496429EFFFFFDFBFDBBF376A46DAD6DA4AD7FFFFFFFFFA;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h1048808000870889100A102A828A1105294928624649210D00000000000000000000800000000004020008120A2AE400428042805044844882225295311554D200000000000000000000000000000000000000004001B254082510150A224892289489208CE28A290000000000000001000000000000000000021080008459012000254041102544854124965214555400000000000000000000000000000000000000110821AC9002908011088A901150145220894B2123000000000000000000000004000000000000010001085A4288040904222045440AA2894A6490949400000000000000000000000000000000000000002002172800412021088A1029;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h2108241512464A49000000000000000000000000000000000000000800402A80520804884221450488525140892921240000000000000000000000000000000000000000800087E900404002108410A05484849452949A520000000000000000000000000000000000000000021008A4040412208411441502515229284240890000000000000000000000000000000000000000000202F2A1108008214412405104088282992A24000000000000000000000000000000000000000004201158080008A204014115045142282842914A0000000000000000000000000000000000000000000000AD824420009054144051042942952844910000000000000000;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000000000000022362000020401010115045280284286922800000000000000000000000000000000000000000000001F48908020240044205100150510502946000000000000000000000000000000020000000000010043A000108100541085042920A04A8A441000000000000000000000000000000000000400000000020CD52900080900821011024A1520211129000000000000000000000000000000000000000000000003E800220040022845445000808A48A442000000000000000000000000000000000000000000000820B48000410248010010052A5221241294000000000000000000000000000004000400000000000001;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h7A2904081000802882A08008888280210000000000000000000000000000000000000000000000082D80410000922482280A1542222855540000000000000000000000000000000000000000000000005E4208224400000002204028888200020000000000000000000000000000000020000020000000400B90000000048924A0891482222955480000000000000000000000000000000004080000000000010FE5110410400000080000200000001100000000000000000000000000000000000000000000000022D044208208924922AAAA8AAAAAAAAA00000000000000000000000000000000000000000000000001FA0000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9 .lut_mask = 16'hD800;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h4A513FFFFFFFFFEFE2C68ABE9414C082DFEB3C8B72E2ECFFFFFFFFFFFEFF7FFFFFFE84AD28092081A94ABFFFFFFAFFFEBFB550550B8A24507FBDC37DDDBB357FFFFFFFF7F7A1FFFFFFF812408150055046A8BFFFFFF5FFFD7FCB8B34303559A25EDA7551754EE7FFFFFDFFDFFD7EFFFFFFF408A82502902530827FFFEFACFFFFFE2061CA0DC806597DB79AAF4FF890FFFFFFFEEFF7AEFFFFFFE01613D40541089D5CFFFF4E06FFFFFF97A701D0A409267F554D73754BADFFFFFFDDFDE97FFDFFFF5941A829972AC56212FFFC54CFFFFFF84485282D509219A5FF66AEAFB76AFFFFFFFFEDC2EFF3FFFEA036548424817A8D1FFFFE82DBFFFFEEBA3C15928368AC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hDD4A3DEDAAEDD7FFFFFFBB7BD59FF1FFFC5F412CFA070B05503FFFFA09B7FFFF5F4838482849151357B5EAB3355F3FFFFFFFFE2FA35FF3FFFBA08CD3059050D1367FFFFFAFFFFFFFFFE1E92510040840EABE9F494F99C7FFFFFF77F7488BA7FFF455510AF041202F4A7FFFFFDBFFFFFFFF8590882B9343123FDB20A772EE7FFFFFFFFE56236F6FFFD8A04A65072E0A90A3FFFFFFEFFFFFFFFD424064D40800C1EB54DECA9673EFFFFFFE36DD27971FFFA645A58A9091801E9FFFFFFF9FFFFFFFF00D088223014A14DDEBA30AFBDDFFFFFFFEFCBC466C3FFF5814DA554A42E4603FFFFFFE3F7FFFFFF4A8D506B08005426F3A7CB5564EBFFFFFBECDFA0B2D7FFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h224B218400451293FFFFFFFC7F7FFFFFCA160A90882B621453AD85AAABBBFFFFFFFDFFF9569C3FFEC174DAB2B129C43FFFCFB5E9FFFFFFFFA06251056190594ABEDB725B34CFFFFFFFFCDDD401257FFD24910504040011FFE3BFCFFFFFFFFFFF18100AB80A69A03084D4ADD2EB7BFFFFFFFDBFE12C13BFF0400A5110419547FFC57F2BFFFFFFFFFFA5483103359644C96F97D2AD2ADFFFFFFFFAFFF4416C3FEC12E084450C145FFF01BED7FFFFFFFFFF189142B08A4112347ADC9B9B557BFFFFFF79F7E116817F912D0B311040ABFFFF0BFA5FFFFFFFFFFF0648394A75028D48ED4B4C64EF6EFFFFFDFAAFDC28777FC48434C9020651FFFE29557FFFFFFFFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h489184A1425150A5FFF6FBB751BBFFFFFFF9DFD5C7A8FF895B4800C8C93BFFB88C16FFFFFFFFFFFC00406B48B9200A425C9D88CDAEF7FFFFFDF3BF2A1867FE16600282120303FE72689A7FFFFFF7FF5A293A8494410410A3B767AF50594FFFFFFFE1FFD2B695F880949010211897FC715E6FFFFFFFEFDC3850406B49B310C250F8F8515F677FFFFFFFFBFF7669D7F01240442512E647F0E9FB09FFFFFFF7CC7C88350004012024A7ED1F8AA1B5BAFFFFBFE7FDE376B7EA290B0100489927E1E7FA67FFFFFF7FEA223208558889080910E9F1155C4A55FFFFF7EBFAF0E51F808090280220618F93FFFC3FFFFFFE35522540142824220284428B5EC227F7FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5_combout  = (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a79 ))) # 
// (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(gnd),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a79 ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5 .lut_mask = 16'hFA0A;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hF992A2F093500048C7FFFFFFFFFFBB9A92ED63D7F2B4C4F5FFE91D4FFF84041DFFFFFE0884000217EF786D09A4581048E7FFFFFDBDFC13042FEADD2415433D03FFF2921FFE08081FFCBFFC0B0A10001FB9400A06A1680000DFFFFFFDFFE9475281AA42BBEA35466FFFC1C8AFFA21403FFBFFF7030400087FBDEA9A20C868424CDFFFFFF77F7A128176777FEC4DCAA90FFF27214FF00A033FFFFFBC02100001FFF53707217680A082FFFFFFFED9CD824D09A9948BB266752FFE8C145FE90101FFF5FD5C10040003FBE040F8C81A900038FFFFFFD57F525512ACAA6B748DAACABFFE16412F840457FFEFFBFC02004817FE0CA403F5AA411800FFFFFFD3FCB68CAD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hA2DDBF937657377FFE881C9F40A92FFFFFF7F80040A04FF0D082A029CD8AFC70FFFFFFCF7791B612AB46D4DD8B28EAFFFC4802BC00129FFFFFFFE2040203CC2D513826A957AFFF58FFFFFFA1FC2A49CD18BB5964A48A96FFE28469700048FFFFFFFFC202510FCFB5552A84914BD3F7A9FFFFFCCFF3E4E01147FAF39B532969FF754902640120FFFFFFFFC201841EC0A550ED02857220FFE2FFFFFC07EEA215AAB0E52D64B4DED7FE2100EDC04005FFDFFFFF84015013D36DA9310110B927FFFCFFFFF927FB69D5510F9ED69D8BA2DFBD440215880091FF3FFFBF4403006C00A4A29E884726DFFFFF3FFFFB8FF4CEB192D1605F693C5D87608A55C351681BFD3F;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFB408282F100B7B23A8BCD2BFFFFFF4FFBFF5FFD352D51629A58B6D3A0591351012F020517CDFFFFFCC0820EE8A81D935BB9BA45FFFFFFBC13667FFB58D16E3DA1A7D52D0AAFE502562E05681FA1FFFFDB088C32A57DB6DB8EF79AE6FFFFBE7C81117FFEB72EA3815C7A5AD9220332DA801452141C97FFFDBD081072547FF32753EF75FFFFFE4BE176C021FA69D39DF1A30B7722D95C0625553F04400607FFFFD00A366946FABCDBBFB73FFFFE96ABD8811840FEEE2D6BCA9834A8DF656BFA58A87C0AA170B77FFD689F51D551FFEB7ED3FEFFFFFF7A0F0461842A0335DA5BE294675752951CAB4525FE10340C0FFFF5FBF077CF4FFBFFFE7FFFFB3FF296BC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h9A140800C0FA8F4FCEC152DC6565E4757A8BB82862615FBFFFFFC1F2FE3FEFFFFFFFFFFDFBCFFB550523110129BE75BF91365D921D8D158984D7E4114033BFEFFFF8002FFDFFFFDFFFFFFFF7EFFFFFE852808C40840F056F2D54E52B6AAA7A66B33FF148826FFFFFFFF840DFFFFFFCFBFFFEEFFFFFFFBFF7094D52F400046BBEB6D0BB75A976A5BAEC8FC40100FFF9FFFFF56EBFFFFFFFFFFFFD004FFFFFCCFF00828C6980063C7D4B31CEA817215A410B7E9254205FFFFFFFF53EFFFFFFEDFFFFC0073FFF3FEFBEA12377F4005145FF54CBB54DC8CAA96EF40F788A897FFFFFFFFD7CFFFFFFFFFFFE51407FFFEED949EA8807F342A8B2229A2DCAB22EB5AA91;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0A40082400170089B86D97FF72E40028001110180224622EE8D89AE47DBFD63FFFEBFFFFFFFFFFFFA42A2C0005438020E45A6BD88AD08000000001180245AAC6A00A0202B57FB9D35FFFFFFFFFFFFFFF0C00000000001100C002909F69C50000000000120A90405215402120987D577EE7FFFFFFFEFF7EFF43A801895401440900052E1C95C028000804001D20228400001400C004E6ABEB7FFF7FFFFFFEDFFF008000C080040080201249AB49800000060000980A8811000082942821CDD6FFBFAFFFFFFF7FFDFB0001E5320D00360200002555A40080000600000000202020322000C009FEBFFEFFFEFFFBFFDF7FFF65FBFCFD028200040004A69140000120;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h0028812000000003C55805A801CBFE5BFFD77FBFFEF6FFFF5FFFFFFE902014C012FFE1368000004000A18954000011097FFF01FFB9FFB5BFF7EAFDF7FF7FFFF7FFFFFFFF420801E1E7FFFE015A607223E0C6FA0F0003C177FFFFC3FFFFFFFFFFFFF5F7FCDFDFD77FDEFFFFFFA410817BFFFFFE55FFF0FE87F15F7FFF380FF3FFFFFFFFFFFFFFFFFFFFFBFFFF22657FFFFFF7FFBFBA0441FFFFFFFF81FFFFFF8FF27FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9BFFFFBDDFFFF7FF009FFFFFFFFF97FFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF6FFBF7C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD76B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4 .lut_mask = 16'h8A80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4_combout ) # ((!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~5_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~4_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6 .lut_mask = 16'hFF40;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6BDBDD97EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4ADE6FFBD57FFFDFB7FEFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEF56BD5DD7FAAFB76FFFFD7EFEADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD72FBD7BAFD6FFBEFBEAFBFFFBFFFFF7FBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9F4D6DEF57DAFF5FFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEAB6BFB2ABAFFFFEBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h33FEBFBDFFFFFABABFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBF7DEABFFFFFFEAFFF7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF7EBFFD7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDEFB7FFEB77D7DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEF77BB55DB6BDDE7D6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFF6DBD775DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FF6D6DAF7DDFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEB6B556DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7D57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA6FFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6AB7FBFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9DBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFDFF6EFEFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDF6F5BBBFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDFD7950AFFCFF5FBDFFFFFFFFFFF6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FA56F8FBFFFFFFFFFFFFFFFFFFFFFEFF7FEEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD5E9073DAEBFBFF;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hBB95AF55A7E96FAD00220500840111010015139EFFFFFFFFFFF4D9C9B1B925396DB76F37DFF7EDDFD65AD16A7A36B4F724004022209004545544B4EF7F7AFFBFFF5B76340E04D2C692DAB0D96B2DB6A46BE52E9D95CB5B190088080000044109222A4A12F6C6BDFFFF440DCBD1FA2D294D254F56BCD6455BB43BD566EAB5FDEE000000488900102208912145092977FBF9BBF3742E05D256B2DAB0A943A9BAAE4FC46AD93DDE5AB3000081000041010080048828A49489AC8A400EABD1FA2DA90D254F56BC564551B13B952FDEA5B77D00000804100808282A402282124A5652552ED1D42E25D256F2DAB1AB43A9BBAEDECD6ED5EF7FEAE60000002082004002;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h009288104421210100912E7B515A2DA90D254E74BC56445525B2B1BEBBEDDF5B0000000000000240400000851104885454445196AAA19256F2DBB38B53ADBBAADA6D5E4FD7DEA7AD0000000000220000090824200050250102110469555C69297FFFFD75AD5256FFF7F7EBFABF7FFD560000000000001009004201091402802A2944529E80029684BFFFFADE76ADA923A9DD5DBFEFEFDFFD00000000000080001000480040A82A808011084376D521690568CD21895256DC5E6BF7557D7FB65B000000000000049002100040000200252504422D8922CC12B21622DE76ADA92BA3B6BDFFB7FFDBA50000000000000000200204020900448008511491749812C4;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h45499921895256D4FCDB6FEAFDEFFD5A00000000000000020040209040211014A28AA146DAA7692B1AA444943225292B1734D5DFB7D3DEED00000000000000000000000000040100002054293D508490E45B2B4ACDDAD6D4E8CF16715DFEE516000000000000000002088002008000212A020114F6AE324D1320D0212221292F3730F54EE609BBF50000000000000000000009200210920400A948821B414920449D2FDE9DDED6D0C9CF09B139F6D40A00000000000000000000000010000090AA04265125BA94952942D0216221293F3630F64EC60A0BFD00000000000000000000000024811002015110289AC4424094292FDFBFFEDFF5CBCF09A139F5F402;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000440000420880A4A84457B392A429450204BFBF6DA7430E61CC6080B790000000000000000000000400002200820A000212AA4849510410555258C99258BCD19E331D76486000000000000000000000400000001000200A104017A52404A145002906244925422C2148C289A69000000000000000000000000000000020014084AA88E9515214105500D08AA4929992DAB62954594000000000000000000004000000000200A422520057520400814500AA0A50124822490501544B02B0000000000000000000100000000020080000009501AD52484A085401410AA525492470DA8B24ED000000000000000000010000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7 .lut_mask = 16'h8C80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hBFF3FD62DABF401200004402165FC5FFBAFFFFFFFC00C6D2204A074A0948220074BB152009B77FFFDFE7FED1C57EA540A1249010003F31FFFDFFFFFFF1489604502480A142110C04CFB5EA15EE3DFFFF76D3FD4B9B7F480C040821214B5E27FBFFFFFFFFE4010DD2294B54080248222FF7EA546433F7FFFFBDE7FCE1B7F800028040080800321BFDDFFBFFDFBA800C080000A110681653FFAE75A9114FFDFFFFFE8FF8838BF94480048A8082C5E54B7FFFFFFC3F800266A2452854C414103FFFB7FAD695F7FBFFFEFFC7F8AB1FF4121521002055D3D03FFFFFFFF8BF9510CC1000008010C0077FFFFEA6297659FEFFFF5F8FFA8627E240404810031F87139FFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFF2386400CA220528434013ABFFFF7FBBDA8ABFFDFFFFBF1FF122CFD90920112901FF1EA276FFFFFFC3FA1607C8090001A090FFFFFFFFBE4C2EE5FFEFFFFDFFBFF14FDFE660454812057E5C003FFFFFFF93D03C027254002443477FFFFFF3B835D0087FFFFFFFFFBFE687FFD00A92004012FD1E42EFFFFFFE33D57600C0810003A8AFFFFF883DE6ED3EB7FFFFFFFFFF7FEE17A6AAC144A8A887FF7C57BFFFFFF003AE2010D4040254410DFFF802073C9AFA81FFFF7EFAFCFF4F2FD9101028518137F01CCADFFF8FE00F9C800C4000000B1075E9FD0881EB6DFA57FFFFFFFDFFFF9F4EAEC54A1208A4FFFAF04F1FFFFFC10E5D0020100A405047FF2FFFF608;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hD5BBF92FFFFFFFFBFDFEDE1F6E2A01282183FFE9B85F7FFF7F801E680212A820000A2FF97FFFFF47687DE48FFFDFFDFBFFFF3E7D1155264081C7FF1441753FFDFF043D444008001080818FE7FFFFFFFFB7BBF05FFDFEFFE7F3FFFD7AFF5C91092B9FFCEAAAC4FFFEFE0679C480140424294A3FFFFFFFFFFFEAA5E43FFFFFFFEFEFFC707E88C04C90831FFD11278AFFFFFCA8F204044229000080FBFFFFE093FFDA7789BEFFFFBFE7FFFFC4F5B63A120207BFFEAECF93FFFFFB03BE81200004000843D3FFFF3B187FE5FFD17FFF5FFBB7EFF660DB59C19520CF7FFE103FDFFFFFF30FEE80010B0011000FFFFFFFC15907FCBFA5FFFFAFEFF7CFFB84B66ABA0005;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h3E7FFE9B5F67FFFFEE7ED80828200C80817FFFFFFFF78468F97FCFFDFADFE2AFCFEE694A8D4555343FFFFC48FF7FFF1FFFBDB4010022024015FFFFFFFFF41688FED9A7FFFDDDEFFF8FF784DCF2A8348B7DFFF1C5FFBFF82EDCFD9C8001E040020BFFFFFFF2BFB804F7EFCFFEF57FF5F83BD45B631DD28A547FFFFFEBFFFFC005BBFBE413024400809FF4FFCB9093FDA0F9FF8FFFFDDF6BE487CA0ABDD41169AAFFFFD391FFFF800FBBF5A460801088227FC7204AAD507F00E3FFBFFBFBFFCDFA47E6B34656EC4E95FFFF07A7FFFD00027FEB7080A4440400FFD89286A150514EF3FBBFFFDDFE91F525BADCBAAA933323FFF95E13FFC00287FFEFED0102004081;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img_data.mif";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ALTSYNCRAM";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h2AB6F0433AFFFFFFFF8EFFFFFFADF9FFF66503FFE5F76FE5F026CCE081420DF6FDD5BB5921CA908EA7EDF4255D7FFFFF7FFFFFFFEFFFF7FFFB1107FBFF6BBDD2FC091FEA40888319040A84CA98336E71BDFFE28EFDFFFFFFFFFFFFFFFFDFFFFEFDD62FA7EDFF77FBFF947FF1004412F7EBB6FB17674AA188FED4E0076FFFF71FFFFFFBFFFFBFFFFF9FFEB2FD7FF7FDFFFFC17FF889120439525209AA10FD55AE2141566ED9FA7EFFFFF887FFFC7FFFCAFEFFDD6FAFFF7BFFFFCBFF702040622EE6ADE6554A4EED62200049117FE55FFFFFDF9FFFF7FFFFBFF53FA7FBDFFBFDFFFFFFF3FA12051892AB0551B0B52556B7A00060A0D2147BFFFFF5FFFFDFFFFFFF;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hEEFD5EFEF7CDBFBFBFFFF9D50A00877BD6AAAB4E409558C00001C5523D5BCFFFFFFFFFFFFFF7FFFFD7FFFFF9DFF77BFF7FFFE557E1442C556845807156D936600007C038FEFBE7FFFF5FFFF7FFBFFFFEFFFB7FF6FF5BFEFFFFFFAA5FF202485AEF0A76D4A0686DF0000300F4D7FE5FFFFEBFFFFBBF7FFFDFFFF5FFEBBDFEBFFFFFFF753FFC5090B750D48D376796AB6C080441FF7FFAFFFFFFFFDDDDFFABFF7FFFFFFF5FFF7BFFFFFFFD56FFFC08009E2EA56214B872BCF341517FF60B7FFFFFFFFFF7FFBF7FFFFFFFFFFFBFFEBFFFFFB7BD51EFFDE44B5D50509D2AC54AC9EFFFEFFF91487FFFFFFFFFDEDDBFADFFFFFFFFFFFFFBFFFFFFCDFC17D7F7C200BC;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h35A240FF36A55EEDEFFFF032827FFFFFFFFFFFEEDF5F6FFFFFFFFFFFFFFFFFFF76FDEF66EBF8513C02380F85CA0D3DB7FABF9072B01FFFFFFFFFDCFDFFEDDFFFFFFBEFFFFFFFFFFFD89ABD565FF504F968A2A17E57FAFDDFFDA854F4548CFFFFFFFFFFCEFFD777F7FFFEFFFFFFFFFFFF0182B482BFD82032961807B3AC1DB6D3F1BE54FC4000FFFFFFF7FCFFFFEDF9DFFFBBDFFFFFFFFFFF83266368FF7E813C15055AA810A87D2FEBBC65E00000EFFFFFFFFB4EFFDF7FFFFBFFFFFFFFFFFFFF0103CD91F9FE0C834EEA875347FDB496DCB761E400005FF5FFEFBDFFBFFDFD7FBFBF7FEFFFFFFFFF1E0A344387FE024C2E157BEE0843776F737FBA0800021FFD;
defparam \img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h7FFFD34EFFDFFFBFFF6FFFFFFFFFFFFF0812000B9F628502B55AAC9156E112DAEB2EEF1C0D02FBF3FFED6FFEBFFAADFFBCFFFFFFFFFFFFFF0028000E9A9082246DAD576B0BC1015A35B33FDE0F833FFD7FFFFF4FDF5FFFFEFBFBFF7FFFFFFFFF007814881284008166B228C8B6C80953F10FCA8FDFC4D3F76F6DAFEE7FF2BDDF3EFFDFFFFFFFFFFF41A87C20000010079D6D133E41402056F52D752DF54B7ADAD7F7FF07DFBFFFF5DBFFFFEFFFFFFFFFA2C8B5C00000001ED964AAF57684801200088A0E8906D7FE6D55AF55DFFFFF7FBFFFFFFEFFFFFFFF0482200000000007861257F689400800483540FA082D52D7F3047B08FFDFF9D1D7FD7FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & ((\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8 .lut_mask = 16'h8C80;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10 (
// Equation(s):
// \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10_combout  = (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9_combout ) # 
// ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6_combout ) # ((\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7_combout ) # 
// (\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8_combout )))

	.dataa(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~9_combout ),
	.datab(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~6_combout ),
	.datac(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~7_combout ),
	.datad(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~8_combout ),
	.cin(gnd),
	.combout(\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10_combout ),
	.cout());
// synopsys translate_off
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10 .lut_mask = 16'hFFFE;
defparam \img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result7w~10_combout ,\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result6w~6_combout ,\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result5w~6_combout ,
\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result4w~6_combout ,\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result3w~6_combout ,\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result2w~6_combout ,
\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result1w~6_combout ,\img_data_inst|altsyncram_component|auto_generated|mux2|muxlut_result0w~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img_index.mif";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ALTSYNCRAM";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000FFFFFF000EEEEEE000DDDDDD000CCCCCC000BBBBBB000AAAAAA0009999990008888880007777770006565650005555550004444440003333330002222220001111110000000000000000FF0000000EE0000000DD0000000CC0000000BB0000000AA0000000990000000880000000770000000650000000550000000440000;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0003300000002200000001100000FF0000000EE0000000DD0000000CC0000000BB0000000AA00000009900000008800000007700000006500000005500000004400000003300000002200000001100000FF0000000EE0000000DD0000000CC0000000BB0000000AA0000000990000000880000000770000000650000000550000000440000000330000000220000000110000000FFCCFF000FF99FF000FF66FF000FF33FF000FF00FF000CCFFFF000CCCCFF000CC99FF000CC66FF000CC33FF000CC00FF00099FFFF00099CCFF0009999FF0009966FF0009933FF0009900FF00066FFFF00066CCFF0006699FF0006666FF0006633FF0006600FF00033FFFF000;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h33CCFF0003399FF0003366FF0003333FF0003300FF00000FFFF00000CCFF0000099FF0000066FF0000033FF000FFFFCC000FFCCCC000FF99CC000FF66CC000FF33CC000FF00CC000CCFFCC000CC99CC000CC66CC000CC33CC000CC00CC00099FFCC00099CCCC0009999CC0009966CC0009933CC0009900CC00066FFCC00066CCCC0006699CC0006666CC0006633CC0006600CC00033FFCC00033CCCC0003399CC0003366CC0003333CC0003300CC00000FFCC00000CCCC0000099CC0000066CC0000033CC000FFFF99000FFCC99000FF9999000FF6699000FF3399000FF0099000CCFF99000CCCC99000CC9999000CC6699000CC3399000CC009900099FF9900;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h099CC9900099669900099339900099009900066FF9900066CC9900066999900066669900066339900066009900033FF9900033CC9900033999900033669900033339900033009900000FF9900000CC99000009999000006699000003399000FFFF66000FFCC66000FF9966000FF6666000FF3366000FF0066000CCFF66000CCCC66000CC9966000CC6666000CC3366000CC006600099FF6600099CC6600099996600099666600099336600099006600066FF6600066CC6600066996600066336600066006600033FF6600033CC6600033996600033666600033336600033006600000FF6600000CC66000009966000006666000003366000FFFF33000FFCC330;
defparam \img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00FF9933000FF6633000FF3333000FF0033000CCFF33000CCCC33000CC9933000CC6633000CC3333000CC003300099FF3300099CC3300099993300099663300099333300099003300066FF3300066CC3300066993300066663300066333300066003300033FF3300033CC3300033993300033663300033003300000FF3300000CC33000009933000006633000003333000FFFF00000FFCC00000FF9900000FF6600000FF3300000CCFF00000CCCC00000CC9900000CC6600000CC330000099FF0000099CC0000099990000099660000099330000066FF0000066CC0000066990000066660000066330000033FF0000033CC00000339900000336600000333300;
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N4
cycloneive_lcell_comb \read_data[0]~0 (
// Equation(s):
// \read_data[0]~0_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [0] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[0]~0 .lut_mask = 16'h00F0;
defparam \read_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N5
dffeas \vga_ins|rgb_data[0] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[0] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N30
cycloneive_lcell_comb \read_data[1]~1 (
// Equation(s):
// \read_data[1]~1_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [1] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[1]~1 .lut_mask = 16'h00F0;
defparam \read_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N31
dffeas \vga_ins|rgb_data[1] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[1] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N0
cycloneive_lcell_comb \read_data[2]~2 (
// Equation(s):
// \read_data[2]~2_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [2] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[2]~2 .lut_mask = 16'h00F0;
defparam \read_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N1
dffeas \vga_ins|rgb_data[2] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[2] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N2
cycloneive_lcell_comb \read_data[3]~3 (
// Equation(s):
// \read_data[3]~3_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [3] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[3]~3 .lut_mask = 16'h00F0;
defparam \read_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N3
dffeas \vga_ins|rgb_data[3] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[3] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N12
cycloneive_lcell_comb \read_data[4]~4 (
// Equation(s):
// \read_data[4]~4_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [4] & !\SW[0]~input_o )

	.dataa(\img_index_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[4]~4 .lut_mask = 16'h0A0A;
defparam \read_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N13
dffeas \vga_ins|rgb_data[4] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[4] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N24
cycloneive_lcell_comb \read_data[5]~5 (
// Equation(s):
// \read_data[5]~5_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [5] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[5]~5 .lut_mask = 16'h00F0;
defparam \read_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N25
dffeas \vga_ins|rgb_data[5] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[5] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N14
cycloneive_lcell_comb \read_data[6]~6 (
// Equation(s):
// \read_data[6]~6_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[6]~6 .lut_mask = 16'h3030;
defparam \read_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N15
dffeas \vga_ins|rgb_data[6] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[6] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N0
cycloneive_lcell_comb \read_data[7]~7 (
// Equation(s):
// \read_data[7]~7_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[7]~7 .lut_mask = 16'h3030;
defparam \read_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N1
dffeas \vga_ins|rgb_data[7] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[7] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N22
cycloneive_lcell_comb \read_data[16]~8 (
// Equation(s):
// \read_data[16]~8_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [16] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[16]~8 .lut_mask = 16'h00F0;
defparam \read_data[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N23
dffeas \vga_ins|rgb_data[16] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[16]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[16] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N12
cycloneive_lcell_comb \read_data[17]~9 (
// Equation(s):
// \read_data[17]~9_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [17] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[17]~9 .lut_mask = 16'h00CC;
defparam \read_data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N13
dffeas \vga_ins|rgb_data[17] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[17]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[17] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N26
cycloneive_lcell_comb \read_data[18]~10 (
// Equation(s):
// \read_data[18]~10_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [18] & !\SW[0]~input_o )

	.dataa(\img_index_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[18]~10 .lut_mask = 16'h0A0A;
defparam \read_data[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N27
dffeas \vga_ins|rgb_data[18] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[18]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[18] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N16
cycloneive_lcell_comb \read_data[19]~11 (
// Equation(s):
// \read_data[19]~11_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [19] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[19]~11 .lut_mask = 16'h0C0C;
defparam \read_data[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N17
dffeas \vga_ins|rgb_data[19] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[19]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[19] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N26
cycloneive_lcell_comb \read_data[20]~12 (
// Equation(s):
// \read_data[20]~12_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [20] & !\SW[0]~input_o )

	.dataa(\img_index_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\read_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[20]~12 .lut_mask = 16'h00AA;
defparam \read_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N27
dffeas \vga_ins|rgb_data[20] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[20] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N10
cycloneive_lcell_comb \read_data[21]~13 (
// Equation(s):
// \read_data[21]~13_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [21] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[21]~13 .lut_mask = 16'h0C0C;
defparam \read_data[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N11
dffeas \vga_ins|rgb_data[21] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[21]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[21] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N24
cycloneive_lcell_comb \read_data[22]~14 (
// Equation(s):
// \read_data[22]~14_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [22] & !\SW[0]~input_o )

	.dataa(\img_index_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[22]~14 .lut_mask = 16'h0A0A;
defparam \read_data[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N25
dffeas \vga_ins|rgb_data[22] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[22]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[22] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N18
cycloneive_lcell_comb \read_data[23]~15 (
// Equation(s):
// \read_data[23]~15_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [23] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[23]~15 .lut_mask = 16'h0C0C;
defparam \read_data[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N19
dffeas \vga_ins|rgb_data[23] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[23]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[23] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N8
cycloneive_lcell_comb \read_data[8]~16 (
// Equation(s):
// \read_data[8]~16_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\img_index_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\read_data[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[8]~16 .lut_mask = 16'h0F00;
defparam \read_data[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N9
dffeas \vga_ins|rgb_data[8] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[8] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N2
cycloneive_lcell_comb \read_data[9]~17 (
// Equation(s):
// \read_data[9]~17_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[9]~17 .lut_mask = 16'h3030;
defparam \read_data[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N3
dffeas \vga_ins|rgb_data[9] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[9] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N4
cycloneive_lcell_comb \read_data[10]~18 (
// Equation(s):
// \read_data[10]~18_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[10]~18 .lut_mask = 16'h3030;
defparam \read_data[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N5
dffeas \vga_ins|rgb_data[10] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[10]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[10] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N30
cycloneive_lcell_comb \read_data[11]~19 (
// Equation(s):
// \read_data[11]~19_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [11] & !\SW[0]~input_o )

	.dataa(\img_index_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[11]~19 .lut_mask = 16'h0A0A;
defparam \read_data[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N31
dffeas \vga_ins|rgb_data[11] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[11]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[11] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N20
cycloneive_lcell_comb \read_data[12]~20 (
// Equation(s):
// \read_data[12]~20_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [12] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[12]~20 .lut_mask = 16'h0C0C;
defparam \read_data[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N21
dffeas \vga_ins|rgb_data[12] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[12] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N6
cycloneive_lcell_comb \read_data[13]~21 (
// Equation(s):
// \read_data[13]~21_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[13]~21 .lut_mask = 16'h3030;
defparam \read_data[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N7
dffeas \vga_ins|rgb_data[13] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[13]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[13] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N28
cycloneive_lcell_comb \read_data[14]~22 (
// Equation(s):
// \read_data[14]~22_combout  = (\img_index_inst|altsyncram_component|auto_generated|q_a [14] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\img_index_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[14]~22 .lut_mask = 16'h0C0C;
defparam \read_data[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N29
dffeas \vga_ins|rgb_data[14] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[14]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[14] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N22
cycloneive_lcell_comb \read_data[15]~23 (
// Equation(s):
// \read_data[15]~23_combout  = (!\SW[0]~input_o  & \img_index_inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\img_index_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_data[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \read_data[15]~23 .lut_mask = 16'h3030;
defparam \read_data[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N23
dffeas \vga_ins|rgb_data[15] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_data[15]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|rgb_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|rgb_data[15] .is_wysiwyg = "true";
defparam \vga_ins|rgb_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N20
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|blank_n~q ),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y57_N21
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N1
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N5
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
