(ryzenai-1.1-20240501-183338) PS C:\Users\dadan\Documents\HacksterAMD_ForestFire_AI\TEST\ONNX\test> .\run.bat --e2e --vai-ep --img ..\test.jpg --voe-path C:\AMD\voe-4.0-win_amd64
- Running with Anaconda env python
- VitisAIExecutionProvider:  True
- Creating session with VitisAIExecutionProvider ...
2024-07-15 16:10:44.1207240 [W:onnxruntime:Default, vitisai_provider_factory.cc:48 onnxruntime::VitisAIProviderFactory::CreateProvider] Construting a FlexML EP instance in Vitis AI EP
2024-07-15 16:10:44.1255279 [W:onnxruntime:Default, vitisai_execution_provider.cc:117 onnxruntime::VitisAIExecutionProvider::SetFlexMLEPPtr] Assigning the FlexML EP pointer in Vitis AI EP
2024-07-15 16:10:44.1839534 [W:onnxruntime:Default, vitisai_execution_provider.cc:137 onnxruntime::VitisAIExecutionProvider::GetCapability] Trying FlexML EP GetCapability
2024-07-15 16:10:44.1890199 [W:onnxruntime:Default, flexml_execution_provider.cc:180 onnxruntime::FlexMLExecutionProvider::GetCapability] FlexMLExecutionProvider::GetCapability, C:\amd\voe\binary-modules\ResNet.flexml\flexml_bm.signature can't not be found!
2024-07-15 16:10:44.1945821 [W:onnxruntime:Default, vitisai_execution_provider.cc:153 onnxruntime::VitisAIExecutionProvider::GetCapability] FlexML EP ignoring a non-ResNet50 graph
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:346] Vitis AI EP Load ONNX Model Success
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:347] Graph Input Node Name/Shape (2)
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:351]   images : [1x3x640x640]
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:351]   img_data : [640x640x4]
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:357] Graph Output Node Name/Shape (1)
I20240715 16:10:44.203850 15420 vitisai_compile_model.cpp:361]   output0 : [1x6x8400]
W20240715 16:10:44.611405 15420 tool_function.cpp:171] The operator named /model.2/Split_output_0, type: Selector, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr("shape", std::vector<int>) and set_attr("data_type", std::string)
I20240715 16:10:45.359892 15420 compile_pass_manager.cpp:352] Compile mode: aie
I20240715 16:10:45.359892 15420 compile_pass_manager.cpp:353] Debug mode: performance
I20240715 16:10:45.359892 15420 compile_pass_manager.cpp:357] Target architecture: AMD_AIE2_Nx4_Overlay
I20240715 16:10:45.375317 15420 compile_pass_manager.cpp:606] Graph name: main_graph, with op num: 431
I20240715 16:10:45.375317 15420 compile_pass_manager.cpp:619] Begin to compile...
0
I20240715 16:10:47.704624 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_4_token_146_copy_1, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.704624 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_1_token_140_copy_1, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.704624 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_3_token_142_copy_2, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.704624 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_3_token_142_copy_1, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.707640 15420 PartitionPass.cpp:6402] xir::Op{name = images_vaip_1, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.dfl.conv.weight_vaip_201, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.0.conv.weight_vaip_117, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.cv2.conv.weight_vaip_114, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.m.0.cv1.conv.weight_vaip_108, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.cv2.conv.weight_vaip_100, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.m.0.cv1.conv.weight_vaip_94, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.cv2.conv.weight_vaip_74, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.m.0.cv1.conv.weight_vaip_68, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.cv2.conv.weight_vaip_59, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.1.cv1.conv.weight_vaip_53, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.0.cv1.conv.weight_vaip_47, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.707640 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.cv2.conv.weight_vaip_38, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.1.cv1.conv.weight_vaip_32, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.0.cv1.conv.weight_vaip_26, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.cv2.conv.weight_vaip_17, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.m.0.cv1.conv.weight_vaip_11, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.0.conv.weight_vaip_2, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.0/conv/Conv_output_0_vaip_3, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.0/act/Sigmoid_output_0_vaip_203, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.0/act/Mul_output_0_vaip_204, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.1.conv.weight_vaip_5, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.1/conv/Conv_output_0_vaip_6, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.1/act/Sigmoid_output_0_vaip_205, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = /model.1/act/Mul_output_0_vaip_206, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.cv1.conv.weight_vaip_8, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.708639 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv1/conv/Conv_output_0_vaip_9, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv1/act/Sigmoid_output_0_vaip_207, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv1/act/Mul_output_0_vaip_208, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.709640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.2/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_0_token_138, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.2/Split_output_0:/model.2/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.709640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.2/Split_output_1_vaip_10, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv1/conv/Conv_output_0_vaip_12, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv1/act/Sigmoid_output_0_vaip_209, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv1/act/Mul_output_0_vaip_210, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.m.0.cv2.conv.weight_vaip_14, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv2/conv/Conv_output_0_vaip_15, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv2/act/Sigmoid_output_0_vaip_211, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.709640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/cv2/act/Mul_output_0_vaip_212, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.709640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.2/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/m.0/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.710641 15420 PartitionPass.cpp:6402] xir::Op{name = /model.2/Concat_output_0_vaip_16, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = model.2.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv2/conv/Conv_output_0_vaip_18, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv2/act/Sigmoid_output_0_vaip_213, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.2/cv2/act/Mul_output_0_vaip_214, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = model.3.conv.weight_vaip_20, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = model.3.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.3/conv/Conv_output_0_vaip_21, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.3/act/Sigmoid_output_0_vaip_215, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.3/act/Mul_output_0_vaip_216, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.cv1.conv.weight_vaip_23, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv1/conv/Conv_output_0_vaip_24, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv1/act/Sigmoid_output_0_vaip_217, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.710641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv1/act/Mul_output_0_vaip_218, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.711640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_4_token_146, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.4/Split_output_0:/model.4/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.711640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/Split_output_1_vaip_25, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv1/conv/Conv_output_0_vaip_27, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv1/act/Sigmoid_output_0_vaip_219, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv1/act/Mul_output_0_vaip_220, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.0.cv2.conv.weight_vaip_29, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv2/conv/Conv_output_0_vaip_30, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv2/act/Sigmoid_output_0_vaip_221, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.711640 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/cv2/act/Mul_output_0_vaip_222, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.711640 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.0/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.712641 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/m.0/Add_output_0_vaip_31, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.1.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv1/conv/Conv_output_0_vaip_33, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv1/act/Sigmoid_output_0_vaip_223, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv1/act/Mul_output_0_vaip_224, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.1.cv2.conv.weight_vaip_35, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.m.1.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv2/conv/Conv_output_0_vaip_36, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv2/act/Sigmoid_output_0_vaip_225, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/cv2/act/Mul_output_0_vaip_226, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.712641 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/m.1/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/m.1/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.712641 15420 PartitionPass.cpp:6402] xir::Op{name = /model.4/Concat_output_0_vaip_37, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.4.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv2/conv/Conv_output_0_vaip_39, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv2/act/Sigmoid_output_0_vaip_227, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = /model.4/cv2/act/Mul_output_0_vaip_228, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.5.conv.weight_vaip_41, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.712641 15420 PartitionPass.cpp:6479] xir::Op{name = model.5.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.5/conv/Conv_output_0_vaip_42, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.5/act/Sigmoid_output_0_vaip_229, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.5/act/Mul_output_0_vaip_230, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.cv1.conv.weight_vaip_44, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv1/conv/Conv_output_0_vaip_45, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv1/act/Sigmoid_output_0_vaip_231, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv1/act/Mul_output_0_vaip_232, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.713698 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_3_token_142, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.6/Split_output_0:/model.6/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.713698 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/Split_output_1_vaip_46, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv1/conv/Conv_output_0_vaip_48, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv1/act/Sigmoid_output_0_vaip_233, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv1/act/Mul_output_0_vaip_234, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.0.cv2.conv.weight_vaip_50, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.713698 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv2/conv/Conv_output_0_vaip_51, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv2/act/Sigmoid_output_0_vaip_235, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/cv2/act/Mul_output_0_vaip_236, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.714704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.0/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.714704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/m.0/Add_output_0_vaip_52, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.1.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv1/conv/Conv_output_0_vaip_54, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv1/act/Sigmoid_output_0_vaip_237, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv1/act/Mul_output_0_vaip_238, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.1.cv2.conv.weight_vaip_56, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.m.1.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv2/conv/Conv_output_0_vaip_57, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv2/act/Sigmoid_output_0_vaip_239, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.714704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/cv2/act/Mul_output_0_vaip_240, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.714704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/m.1/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/m.1/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.715704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.6/Concat_output_0_vaip_58, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = model.6.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv2/conv/Conv_output_0_vaip_60, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv2/act/Sigmoid_output_0_vaip_241, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.6/cv2/act/Mul_output_0_vaip_242, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = model.7.conv.weight_vaip_62, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = model.7.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.7/conv/Conv_output_0_vaip_63, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.7/act/Sigmoid_output_0_vaip_243, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.7/act/Mul_output_0_vaip_244, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.cv1.conv.weight_vaip_65, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv1/conv/Conv_output_0_vaip_66, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv1/act/Sigmoid_output_0_vaip_245, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv1/act/Mul_output_0_vaip_246, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.715704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.8/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_1_token_140, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.8/Split_output_0:/model.8/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.715704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.716704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.8/Split_output_1_vaip_67, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv1/conv/Conv_output_0_vaip_69, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv1/act/Sigmoid_output_0_vaip_247, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv1/act/Mul_output_0_vaip_248, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.m.0.cv2.conv.weight_vaip_71, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv2/conv/Conv_output_0_vaip_72, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv2/act/Sigmoid_output_0_vaip_249, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/cv2/act/Mul_output_0_vaip_250, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.716704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.8/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/m.0/Add_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.716704 15420 PartitionPass.cpp:6402] xir::Op{name = /model.8/Concat_output_0_vaip_73, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.8.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv2/conv/Conv_output_0_vaip_75, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv2/act/Sigmoid_output_0_vaip_251, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = /model.8/cv2/act/Mul_output_0_vaip_252, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.9.cv1.conv.weight_vaip_77, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.716704 15420 PartitionPass.cpp:6479] xir::Op{name = model.9.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv1/conv/Conv_output_0_vaip_78, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv1/act/Sigmoid_output_0_vaip_253, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv1/act/Mul_output_0_vaip_254, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/m/MaxPool_output_0_vaip_80, type = maxpool2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/m_1/MaxPool_output_0_vaip_82, type = maxpool2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/m_2/MaxPool_output_0_vaip_84, type = maxpool2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/Concat_output_0_vaip_255, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = model.9.cv2.conv.weight_vaip_86, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = model.9.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv2/conv/Conv_output_0_vaip_87, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv2/act/Sigmoid_output_0_vaip_256, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.9/cv2/act/Mul_output_0_vaip_257, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.10/Resize_output_0_vaip_89, type = resize} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.11/Concat_output_0_vaip_258, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.cv1.conv.weight_vaip_91, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv1/conv/Conv_output_0_vaip_92, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv1/act/Sigmoid_output_0_vaip_259, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv1/act/Mul_output_0_vaip_260, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.717705 15420 PartitionPass.cpp:6402] xir::Op{name = /model.12/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.717705 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.12/Split_output_0:/model.12/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.718705 15420 PartitionPass.cpp:6402] xir::Op{name = /model.12/Split_output_1_vaip_93, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv1/conv/Conv_output_0_vaip_95, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv1/act/Sigmoid_output_0_vaip_261, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv1/act/Mul_output_0_vaip_262, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.m.0.cv2.conv.weight_vaip_97, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv2/conv/Conv_output_0_vaip_98, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv2/act/Sigmoid_output_0_vaip_263, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/m.0/cv2/act/Mul_output_0_vaip_264, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.718705 15420 PartitionPass.cpp:6402] xir::Op{name = /model.12/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.718705 15420 PartitionPass.cpp:6402] xir::Op{name = /model.12/Concat_output_0_vaip_99, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.12.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv2/conv/Conv_output_0_vaip_101, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv2/act/Sigmoid_output_0_vaip_265, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.12/cv2/act/Mul_output_0_vaip_266, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.13/Resize_output_0_vaip_103, type = resize} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.14/Concat_output_0_vaip_267, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.cv1.conv.weight_vaip_105, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv1/conv/Conv_output_0_vaip_106, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv1/act/Sigmoid_output_0_vaip_268, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv1/act/Mul_output_0_vaip_269, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.718705 15420 PartitionPass.cpp:6402] xir::Op{name = /model.15/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.15/Split_output_0:/model.15/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.718705 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.720103 15420 PartitionPass.cpp:6402] xir::Op{name = /model.15/Split_output_1_vaip_107, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv1/conv/Conv_output_0_vaip_109, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv1/act/Sigmoid_output_0_vaip_270, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv1/act/Mul_output_0_vaip_271, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.m.0.cv2.conv.weight_vaip_111, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv2/conv/Conv_output_0_vaip_112, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv2/act/Sigmoid_output_0_vaip_272, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/m.0/cv2/act/Mul_output_0_vaip_273, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.720103 15420 PartitionPass.cpp:6402] xir::Op{name = /model.15/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.720103 15420 PartitionPass.cpp:6402] xir::Op{name = /model.15/Concat_output_0_vaip_113, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.15.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv2/conv/Conv_output_0_vaip_115, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv2/act/Sigmoid_output_0_vaip_274, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.15/cv2/act/Mul_output_0_vaip_275, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.0/conv/Conv_output_0_vaip_118, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.0/act/Sigmoid_output_0_vaip_280, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.0/act/Mul_output_0_vaip_281, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.1.conv.weight_vaip_120, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.720103 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.1/conv/Conv_output_0_vaip_121, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.1/act/Sigmoid_output_0_vaip_282, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.1/act/Mul_output_0_vaip_283, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.2.weight_vaip_123, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.0.2.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.0/cv2.0.2/Conv_output_0_vaip_124, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.0.0.conv.weight_vaip_126, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.0.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.0/conv/Conv_output_0_vaip_127, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.0/act/Sigmoid_output_0_vaip_276, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.0/act/Mul_output_0_vaip_277, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.0.1.conv.weight_vaip_129, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.0.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.1/conv/Conv_output_0_vaip_130, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.1/act/Sigmoid_output_0_vaip_278, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.1/act/Mul_output_0_vaip_279, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.0.2.weight_vaip_132, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_1_1_2_0_token_135, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.0/cv3.0.2/Conv_output_0_vaip_133, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Concat_output_0_vaip_284, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.721110 15420 PartitionPass.cpp:6402] xir::Op{name = /model.22/Concat_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Reshape_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.721110 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.0.conv.weight_vaip_150, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.cv2.conv.weight_vaip_147, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.m.0.cv1.conv.weight_vaip_141, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.16.conv.weight_vaip_135, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.16.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.16/conv/Conv_output_0_vaip_136, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.16/act/Sigmoid_output_0_vaip_285, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.16/act/Mul_output_0_vaip_286, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.17/Concat_output_0_vaip_287, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.cv1.conv.weight_vaip_138, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv1/conv/Conv_output_0_vaip_139, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv1/act/Sigmoid_output_0_vaip_288, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv1/act/Mul_output_0_vaip_289, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.722110 15420 PartitionPass.cpp:6402] xir::Op{name = /model.18/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.18/Split_output_0:/model.18/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.722110 15420 PartitionPass.cpp:6402] xir::Op{name = /model.18/Split_output_1_vaip_140, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv1/conv/Conv_output_0_vaip_142, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv1/act/Sigmoid_output_0_vaip_290, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv1/act/Mul_output_0_vaip_291, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.m.0.cv2.conv.weight_vaip_144, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv2/conv/Conv_output_0_vaip_145, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv2/act/Sigmoid_output_0_vaip_292, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/m.0/cv2/act/Mul_output_0_vaip_293, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.722110 15420 PartitionPass.cpp:6402] xir::Op{name = /model.18/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.722110 15420 PartitionPass.cpp:6402] xir::Op{name = /model.18/Concat_output_0_vaip_146, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = model.18.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv2/conv/Conv_output_0_vaip_148, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv2/act/Sigmoid_output_0_vaip_294, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.722110 15420 PartitionPass.cpp:6479] xir::Op{name = /model.18/cv2/act/Mul_output_0_vaip_295, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.0/conv/Conv_output_0_vaip_151, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.0/act/Sigmoid_output_0_vaip_300, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.0/act/Mul_output_0_vaip_301, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.1.conv.weight_vaip_153, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.1/conv/Conv_output_0_vaip_154, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.1/act/Sigmoid_output_0_vaip_302, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.1/act/Mul_output_0_vaip_303, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.2.weight_vaip_156, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.1.2.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.1/cv2.1.2/Conv_output_0_vaip_157, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.1.0.conv.weight_vaip_159, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.1.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.0/conv/Conv_output_0_vaip_160, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.0/act/Sigmoid_output_0_vaip_296, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.0/act/Mul_output_0_vaip_297, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.1.1.conv.weight_vaip_162, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.1.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.723598 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.1/conv/Conv_output_0_vaip_163, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.1/act/Sigmoid_output_0_vaip_298, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.1/act/Mul_output_0_vaip_299, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.1.2.weight_vaip_165, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_1_1_2_2_token_148, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.1/cv3.1.2/Conv_output_0_vaip_166, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Concat_1_output_0_vaip_304, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.724602 15420 PartitionPass.cpp:6402] xir::Op{name = /model.22/Concat_1_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Reshape_1_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.0.conv.weight_vaip_183, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.cv2.conv.weight_vaip_180, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.m.0.cv1.conv.weight_vaip_174, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.19.conv.weight_vaip_168, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.19.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.19/conv/Conv_output_0_vaip_169, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.19/act/Sigmoid_output_0_vaip_305, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.19/act/Mul_output_0_vaip_306, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = /model.20/Concat_output_0_vaip_307, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.cv1.conv.weight_vaip_171, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.724602 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv1/conv/Conv_output_0_vaip_172, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv1/act/Sigmoid_output_0_vaip_308, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv1/act/Mul_output_0_vaip_309, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.725605 15420 PartitionPass.cpp:6402] xir::Op{name = /model.21/cv1/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.21/Split_output_0:/model.21/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.725605 15420 PartitionPass.cpp:6402] xir::Op{name = /model.21/Split_output_1_vaip_173, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.m.0.cv1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv1/conv/Conv_output_0_vaip_175, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv1/act/Sigmoid_output_0_vaip_310, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv1/act/Mul_output_0_vaip_311, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.m.0.cv2.conv.weight_vaip_177, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.m.0.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv2/conv/Conv_output_0_vaip_178, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv2/act/Sigmoid_output_0_vaip_312, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.725605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/m.0/cv2/act/Mul_output_0_vaip_313, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.726604 15420 PartitionPass.cpp:6402] xir::Op{name = /model.21/m.0/cv2/act/Mul_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/Concat_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.726604 15420 PartitionPass.cpp:6402] xir::Op{name = /model.21/Concat_output_0_vaip_179, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.21.cv2.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv2/conv/Conv_output_0_vaip_181, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv2/act/Sigmoid_output_0_vaip_314, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.21/cv2/act/Mul_output_0_vaip_315, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.0/conv/Conv_output_0_vaip_184, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.0/act/Sigmoid_output_0_vaip_320, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.0/act/Mul_output_0_vaip_321, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.1.conv.weight_vaip_186, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.1/conv/Conv_output_0_vaip_187, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.1/act/Sigmoid_output_0_vaip_322, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.1/act/Mul_output_0_vaip_323, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.2.weight_vaip_189, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv2.2.2.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv2.2/cv2.2.2/Conv_output_0_vaip_190, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.2.0.conv.weight_vaip_192, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.726604 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.2.0.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.0/conv/Conv_output_0_vaip_193, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.0/act/Sigmoid_output_0_vaip_316, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.0/act/Mul_output_0_vaip_317, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.2.1.conv.weight_vaip_195, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.2.1.conv.bias, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.1/conv/Conv_output_0_vaip_196, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.1/act/Sigmoid_output_0_vaip_318, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.1/act/Mul_output_0_vaip_319, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = model.22.cv3.2.2.weight_vaip_198, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_1_1_2_1_token_139, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/cv3.2/cv3.2.2/Conv_output_0_vaip_199, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Concat_2_output_0_vaip_324, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.727605 15420 PartitionPass.cpp:6402] xir::Op{name = /model.22/Concat_2_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Reshape_2_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Concat_3_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_7_1_2_2_token_141, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = :/model.22/Split_output_0:/model.22/Split_output_1, type = :Split} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.727605 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Split_output_0, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/dfl/Reshape_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.728601 15420 PartitionPass.cpp:6402] xir::Op{name = /model.22/dfl/Transpose_output_0, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/dfl/Softmax_output_0, type = softmax} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:47.728601 15420 PartitionPass.cpp:6402] xir::Op{name = /model.22/dfl/Softmax_output_0_vaip_200, type = transpose} has been assigned to CPU: [Input and output data type should be XINT or INT, but now input data type: FLOAT32, output data type: FLOAT32].
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/dfl/conv/Conv_output_0_vaip_202, type = conv2d} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/dfl/conv/Conv_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/dfl/Reshape_1_output_0, type = reshape} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Slice_output_0, type = strided_slice} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Slice_1_output_0, type = strided_slice} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Split_output_1, type = Selector} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Sigmoid_output_0, type = sigmoid} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Constant_9_output_0, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Sub_output_0, type = sub} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Constant_10_output_0, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Add_1_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Add_2_output_0, type = add} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Sub_1_output_0, type = sub} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = ortshared_1_0_1_0_token_151, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Div_1_output_0, type = div} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Concat_4_output_0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Constant_12_output_0, type = const} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = /model.22/Mul_2_output_0, type = mul} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
I20240715 16:10:47.728601 15420 PartitionPass.cpp:6479] xir::Op{name = output0, type = concat} is not supported by current target. Target name: AMD_AIE2_Nx4_Overlay, target type: IPU_PHX. Assign it to CPU.
W20240715 16:10:48.021945 15420 compile_pass_manager.cpp:1134] NO DPU Subgraph Create! 
W20240715 16:10:48.024103 15420 compile_pass_manager.cpp:1134] NO DPU Subgraph Create!
W20240715 16:10:48.026073 15420 compile_pass_manager.cpp:1134] NO DPU Subgraph Create!
W20240715 16:10:48.028072 15420 compile_pass_manager.cpp:1134] NO DPU Subgraph Create!
I20240715 16:10:48.037411 15420 compile_pass_manager.cpp:643] Total device subgraph number 2, USER subgraph number 1
I20240715 16:10:48.037411 15420 compile_pass_manager.cpp:645] Total device subgraph number 2, CPU subgraph number 1
I20240715 16:10:48.037411 15420 compile_pass_manager.cpp:665] Total device subgraph number 2, DPU subgraph number 0, total number of PDI swaps 0
I20240715 16:10:48.037411 15420 compile_pass_manager.cpp:721] Compile done.
[Vitis AI EP] No. of Operators :   CPU   233 
[Vitis AI EP] No. of Subgraphs :   CPU     1
2024-07-15 16:10:48.2515224 [W:onnxruntime:Default, vitisai_execution_provider.cc:137 onnxruntime::VitisAIExecutionProvider::GetCapability] Trying FlexML EP GetCapability
2024-07-15 16:10:48.2555813 [W:onnxruntime:Default, flexml_execution_provider.cc:180 onnxruntime::FlexMLExecutionProvider::GetCapability] FlexMLExecutionProvider::GetCapability, C:\amd\voe\binary-modules\ResNet.flexml\flexml_bm.signature can't not be found! 
2024-07-15 16:10:48.2607640 [W:onnxruntime:Default, vitisai_execution_provider.cc:153 onnxruntime::VitisAIExecutionProvider::GetCapability] FlexML EP ignoring a non-ResNet50 graph
- print the current execution provider ['VitisAIExecutionProvider', 'CPUExecutionProvider']
<class 'list'>
- Name: images, Shape: [1, 3, 640, 640]
- Name: img_data, Shape: [640, 640, 4]

- Input Image: ..\test.jpg
input dat e2e
iteration
Traceback (most recent call last):
  File "C:\Users\dadan\Documents\HacksterAMD_ForestFire_AI\TEST\ONNX\test\run.py", line 543, in <module>
    detector.run(args)
  File "C:\Users\dadan\Documents\HacksterAMD_ForestFire_AI\TEST\ONNX\test\run.py", line 404, in run
    outputs = session.run(
  File "C:\Users\dadan\.conda\envs\ryzenai-1.1-20240501-183338\lib\site-packages\onnxruntime\capi\onnxruntime_inference_collection.py", line 213, in run
    self._validate_input(list(input_feed.keys()))
  File "C:\Users\dadan\.conda\envs\ryzenai-1.1-20240501-183338\lib\site-packages\onnxruntime\capi\onnxruntime_inference_collection.py", line 195, in _validate_input
    raise ValueError(
ValueError: Required inputs (['img_data']) are missing from input feed (['images']).
2024-07-15 16:10:48.3990428 [W:onnxruntime:Default, vitisai_execution_provider.cc:74 onnxruntime::VitisAIExecutionProvider::~VitisAIExecutionProvider] Releasing the FlexML EP pointer in Vitis AI EP