
WeatherBox_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000398c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003a4c  08003a4c  00013a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ae8  08003ae8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08003ae8  08003ae8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ae8  08003ae8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ae8  08003ae8  00013ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003aec  08003aec  00013aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08003af0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000004  08003af4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08003af4  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000894e  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001490  00000000  00000000  0002897a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000970  00000000  00000000  00029e10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008b8  00000000  00000000  0002a780  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013682  00000000  00000000  0002b038  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006ec5  00000000  00000000  0003e6ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007b021  00000000  00000000  0004557f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c05a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000224c  00000000  00000000  000c061c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003a34 	.word	0x08003a34

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003a34 	.word	0x08003a34

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_ddiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4657      	mov	r7, sl
 8000224:	46de      	mov	lr, fp
 8000226:	464e      	mov	r6, r9
 8000228:	4645      	mov	r5, r8
 800022a:	b5e0      	push	{r5, r6, r7, lr}
 800022c:	4683      	mov	fp, r0
 800022e:	0007      	movs	r7, r0
 8000230:	030e      	lsls	r6, r1, #12
 8000232:	0048      	lsls	r0, r1, #1
 8000234:	b085      	sub	sp, #20
 8000236:	4692      	mov	sl, r2
 8000238:	001c      	movs	r4, r3
 800023a:	0b36      	lsrs	r6, r6, #12
 800023c:	0d40      	lsrs	r0, r0, #21
 800023e:	0fcd      	lsrs	r5, r1, #31
 8000240:	2800      	cmp	r0, #0
 8000242:	d100      	bne.n	8000246 <__aeabi_ddiv+0x26>
 8000244:	e09d      	b.n	8000382 <__aeabi_ddiv+0x162>
 8000246:	4b95      	ldr	r3, [pc, #596]	; (800049c <__aeabi_ddiv+0x27c>)
 8000248:	4298      	cmp	r0, r3
 800024a:	d039      	beq.n	80002c0 <__aeabi_ddiv+0xa0>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	00f6      	lsls	r6, r6, #3
 8000250:	041b      	lsls	r3, r3, #16
 8000252:	431e      	orrs	r6, r3
 8000254:	4a92      	ldr	r2, [pc, #584]	; (80004a0 <__aeabi_ddiv+0x280>)
 8000256:	0f7b      	lsrs	r3, r7, #29
 8000258:	4333      	orrs	r3, r6
 800025a:	4699      	mov	r9, r3
 800025c:	4694      	mov	ip, r2
 800025e:	0003      	movs	r3, r0
 8000260:	4463      	add	r3, ip
 8000262:	9300      	str	r3, [sp, #0]
 8000264:	2300      	movs	r3, #0
 8000266:	2600      	movs	r6, #0
 8000268:	00ff      	lsls	r7, r7, #3
 800026a:	9302      	str	r3, [sp, #8]
 800026c:	0323      	lsls	r3, r4, #12
 800026e:	0b1b      	lsrs	r3, r3, #12
 8000270:	4698      	mov	r8, r3
 8000272:	0063      	lsls	r3, r4, #1
 8000274:	0fe4      	lsrs	r4, r4, #31
 8000276:	4652      	mov	r2, sl
 8000278:	0d5b      	lsrs	r3, r3, #21
 800027a:	9401      	str	r4, [sp, #4]
 800027c:	d100      	bne.n	8000280 <__aeabi_ddiv+0x60>
 800027e:	e0b3      	b.n	80003e8 <__aeabi_ddiv+0x1c8>
 8000280:	4986      	ldr	r1, [pc, #536]	; (800049c <__aeabi_ddiv+0x27c>)
 8000282:	428b      	cmp	r3, r1
 8000284:	d100      	bne.n	8000288 <__aeabi_ddiv+0x68>
 8000286:	e09e      	b.n	80003c6 <__aeabi_ddiv+0x1a6>
 8000288:	4642      	mov	r2, r8
 800028a:	00d1      	lsls	r1, r2, #3
 800028c:	2280      	movs	r2, #128	; 0x80
 800028e:	0412      	lsls	r2, r2, #16
 8000290:	430a      	orrs	r2, r1
 8000292:	4651      	mov	r1, sl
 8000294:	0f49      	lsrs	r1, r1, #29
 8000296:	4311      	orrs	r1, r2
 8000298:	468b      	mov	fp, r1
 800029a:	4981      	ldr	r1, [pc, #516]	; (80004a0 <__aeabi_ddiv+0x280>)
 800029c:	4652      	mov	r2, sl
 800029e:	468c      	mov	ip, r1
 80002a0:	9900      	ldr	r1, [sp, #0]
 80002a2:	4463      	add	r3, ip
 80002a4:	1acb      	subs	r3, r1, r3
 80002a6:	2100      	movs	r1, #0
 80002a8:	00d2      	lsls	r2, r2, #3
 80002aa:	9300      	str	r3, [sp, #0]
 80002ac:	002b      	movs	r3, r5
 80002ae:	4063      	eors	r3, r4
 80002b0:	469a      	mov	sl, r3
 80002b2:	2e0f      	cmp	r6, #15
 80002b4:	d900      	bls.n	80002b8 <__aeabi_ddiv+0x98>
 80002b6:	e105      	b.n	80004c4 <__aeabi_ddiv+0x2a4>
 80002b8:	4b7a      	ldr	r3, [pc, #488]	; (80004a4 <__aeabi_ddiv+0x284>)
 80002ba:	00b6      	lsls	r6, r6, #2
 80002bc:	599b      	ldr	r3, [r3, r6]
 80002be:	469f      	mov	pc, r3
 80002c0:	465b      	mov	r3, fp
 80002c2:	4333      	orrs	r3, r6
 80002c4:	4699      	mov	r9, r3
 80002c6:	d000      	beq.n	80002ca <__aeabi_ddiv+0xaa>
 80002c8:	e0b8      	b.n	800043c <__aeabi_ddiv+0x21c>
 80002ca:	2302      	movs	r3, #2
 80002cc:	2608      	movs	r6, #8
 80002ce:	2700      	movs	r7, #0
 80002d0:	9000      	str	r0, [sp, #0]
 80002d2:	9302      	str	r3, [sp, #8]
 80002d4:	e7ca      	b.n	800026c <__aeabi_ddiv+0x4c>
 80002d6:	46cb      	mov	fp, r9
 80002d8:	003a      	movs	r2, r7
 80002da:	9902      	ldr	r1, [sp, #8]
 80002dc:	9501      	str	r5, [sp, #4]
 80002de:	9b01      	ldr	r3, [sp, #4]
 80002e0:	469a      	mov	sl, r3
 80002e2:	2902      	cmp	r1, #2
 80002e4:	d027      	beq.n	8000336 <__aeabi_ddiv+0x116>
 80002e6:	2903      	cmp	r1, #3
 80002e8:	d100      	bne.n	80002ec <__aeabi_ddiv+0xcc>
 80002ea:	e280      	b.n	80007ee <__aeabi_ddiv+0x5ce>
 80002ec:	2901      	cmp	r1, #1
 80002ee:	d044      	beq.n	800037a <__aeabi_ddiv+0x15a>
 80002f0:	496d      	ldr	r1, [pc, #436]	; (80004a8 <__aeabi_ddiv+0x288>)
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	468c      	mov	ip, r1
 80002f6:	4463      	add	r3, ip
 80002f8:	001c      	movs	r4, r3
 80002fa:	2c00      	cmp	r4, #0
 80002fc:	dd38      	ble.n	8000370 <__aeabi_ddiv+0x150>
 80002fe:	0753      	lsls	r3, r2, #29
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xe4>
 8000302:	e213      	b.n	800072c <__aeabi_ddiv+0x50c>
 8000304:	08d2      	lsrs	r2, r2, #3
 8000306:	465b      	mov	r3, fp
 8000308:	01db      	lsls	r3, r3, #7
 800030a:	d509      	bpl.n	8000320 <__aeabi_ddiv+0x100>
 800030c:	4659      	mov	r1, fp
 800030e:	4b67      	ldr	r3, [pc, #412]	; (80004ac <__aeabi_ddiv+0x28c>)
 8000310:	4019      	ands	r1, r3
 8000312:	468b      	mov	fp, r1
 8000314:	2180      	movs	r1, #128	; 0x80
 8000316:	00c9      	lsls	r1, r1, #3
 8000318:	468c      	mov	ip, r1
 800031a:	9b00      	ldr	r3, [sp, #0]
 800031c:	4463      	add	r3, ip
 800031e:	001c      	movs	r4, r3
 8000320:	4b63      	ldr	r3, [pc, #396]	; (80004b0 <__aeabi_ddiv+0x290>)
 8000322:	429c      	cmp	r4, r3
 8000324:	dc07      	bgt.n	8000336 <__aeabi_ddiv+0x116>
 8000326:	465b      	mov	r3, fp
 8000328:	0564      	lsls	r4, r4, #21
 800032a:	075f      	lsls	r7, r3, #29
 800032c:	025b      	lsls	r3, r3, #9
 800032e:	4317      	orrs	r7, r2
 8000330:	0b1b      	lsrs	r3, r3, #12
 8000332:	0d62      	lsrs	r2, r4, #21
 8000334:	e002      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000336:	2300      	movs	r3, #0
 8000338:	2700      	movs	r7, #0
 800033a:	4a58      	ldr	r2, [pc, #352]	; (800049c <__aeabi_ddiv+0x27c>)
 800033c:	2100      	movs	r1, #0
 800033e:	031b      	lsls	r3, r3, #12
 8000340:	0b1c      	lsrs	r4, r3, #12
 8000342:	0d0b      	lsrs	r3, r1, #20
 8000344:	051b      	lsls	r3, r3, #20
 8000346:	4323      	orrs	r3, r4
 8000348:	0514      	lsls	r4, r2, #20
 800034a:	4a5a      	ldr	r2, [pc, #360]	; (80004b4 <__aeabi_ddiv+0x294>)
 800034c:	0038      	movs	r0, r7
 800034e:	4013      	ands	r3, r2
 8000350:	431c      	orrs	r4, r3
 8000352:	4653      	mov	r3, sl
 8000354:	0064      	lsls	r4, r4, #1
 8000356:	07db      	lsls	r3, r3, #31
 8000358:	0864      	lsrs	r4, r4, #1
 800035a:	431c      	orrs	r4, r3
 800035c:	0021      	movs	r1, r4
 800035e:	b005      	add	sp, #20
 8000360:	bc3c      	pop	{r2, r3, r4, r5}
 8000362:	4690      	mov	r8, r2
 8000364:	4699      	mov	r9, r3
 8000366:	46a2      	mov	sl, r4
 8000368:	46ab      	mov	fp, r5
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	2201      	movs	r2, #1
 800036e:	4252      	negs	r2, r2
 8000370:	2301      	movs	r3, #1
 8000372:	1b1b      	subs	r3, r3, r4
 8000374:	2b38      	cmp	r3, #56	; 0x38
 8000376:	dc00      	bgt.n	800037a <__aeabi_ddiv+0x15a>
 8000378:	e1ad      	b.n	80006d6 <__aeabi_ddiv+0x4b6>
 800037a:	2200      	movs	r2, #0
 800037c:	2300      	movs	r3, #0
 800037e:	2700      	movs	r7, #0
 8000380:	e7dc      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000382:	465b      	mov	r3, fp
 8000384:	4333      	orrs	r3, r6
 8000386:	4699      	mov	r9, r3
 8000388:	d05e      	beq.n	8000448 <__aeabi_ddiv+0x228>
 800038a:	2e00      	cmp	r6, #0
 800038c:	d100      	bne.n	8000390 <__aeabi_ddiv+0x170>
 800038e:	e18a      	b.n	80006a6 <__aeabi_ddiv+0x486>
 8000390:	0030      	movs	r0, r6
 8000392:	f000 fd77 	bl	8000e84 <__clzsi2>
 8000396:	0003      	movs	r3, r0
 8000398:	3b0b      	subs	r3, #11
 800039a:	2b1c      	cmp	r3, #28
 800039c:	dd00      	ble.n	80003a0 <__aeabi_ddiv+0x180>
 800039e:	e17b      	b.n	8000698 <__aeabi_ddiv+0x478>
 80003a0:	221d      	movs	r2, #29
 80003a2:	1ad3      	subs	r3, r2, r3
 80003a4:	465a      	mov	r2, fp
 80003a6:	0001      	movs	r1, r0
 80003a8:	40da      	lsrs	r2, r3
 80003aa:	3908      	subs	r1, #8
 80003ac:	408e      	lsls	r6, r1
 80003ae:	0013      	movs	r3, r2
 80003b0:	465f      	mov	r7, fp
 80003b2:	4333      	orrs	r3, r6
 80003b4:	4699      	mov	r9, r3
 80003b6:	408f      	lsls	r7, r1
 80003b8:	4b3f      	ldr	r3, [pc, #252]	; (80004b8 <__aeabi_ddiv+0x298>)
 80003ba:	2600      	movs	r6, #0
 80003bc:	1a1b      	subs	r3, r3, r0
 80003be:	9300      	str	r3, [sp, #0]
 80003c0:	2300      	movs	r3, #0
 80003c2:	9302      	str	r3, [sp, #8]
 80003c4:	e752      	b.n	800026c <__aeabi_ddiv+0x4c>
 80003c6:	4641      	mov	r1, r8
 80003c8:	4653      	mov	r3, sl
 80003ca:	430b      	orrs	r3, r1
 80003cc:	493b      	ldr	r1, [pc, #236]	; (80004bc <__aeabi_ddiv+0x29c>)
 80003ce:	469b      	mov	fp, r3
 80003d0:	468c      	mov	ip, r1
 80003d2:	9b00      	ldr	r3, [sp, #0]
 80003d4:	4463      	add	r3, ip
 80003d6:	9300      	str	r3, [sp, #0]
 80003d8:	465b      	mov	r3, fp
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d13b      	bne.n	8000456 <__aeabi_ddiv+0x236>
 80003de:	2302      	movs	r3, #2
 80003e0:	2200      	movs	r2, #0
 80003e2:	431e      	orrs	r6, r3
 80003e4:	2102      	movs	r1, #2
 80003e6:	e761      	b.n	80002ac <__aeabi_ddiv+0x8c>
 80003e8:	4643      	mov	r3, r8
 80003ea:	4313      	orrs	r3, r2
 80003ec:	469b      	mov	fp, r3
 80003ee:	d037      	beq.n	8000460 <__aeabi_ddiv+0x240>
 80003f0:	4643      	mov	r3, r8
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d100      	bne.n	80003f8 <__aeabi_ddiv+0x1d8>
 80003f6:	e162      	b.n	80006be <__aeabi_ddiv+0x49e>
 80003f8:	4640      	mov	r0, r8
 80003fa:	f000 fd43 	bl	8000e84 <__clzsi2>
 80003fe:	0003      	movs	r3, r0
 8000400:	3b0b      	subs	r3, #11
 8000402:	2b1c      	cmp	r3, #28
 8000404:	dd00      	ble.n	8000408 <__aeabi_ddiv+0x1e8>
 8000406:	e153      	b.n	80006b0 <__aeabi_ddiv+0x490>
 8000408:	0002      	movs	r2, r0
 800040a:	4641      	mov	r1, r8
 800040c:	3a08      	subs	r2, #8
 800040e:	4091      	lsls	r1, r2
 8000410:	4688      	mov	r8, r1
 8000412:	211d      	movs	r1, #29
 8000414:	1acb      	subs	r3, r1, r3
 8000416:	4651      	mov	r1, sl
 8000418:	40d9      	lsrs	r1, r3
 800041a:	000b      	movs	r3, r1
 800041c:	4641      	mov	r1, r8
 800041e:	430b      	orrs	r3, r1
 8000420:	469b      	mov	fp, r3
 8000422:	4653      	mov	r3, sl
 8000424:	4093      	lsls	r3, r2
 8000426:	001a      	movs	r2, r3
 8000428:	9b00      	ldr	r3, [sp, #0]
 800042a:	4925      	ldr	r1, [pc, #148]	; (80004c0 <__aeabi_ddiv+0x2a0>)
 800042c:	469c      	mov	ip, r3
 800042e:	4460      	add	r0, ip
 8000430:	0003      	movs	r3, r0
 8000432:	468c      	mov	ip, r1
 8000434:	4463      	add	r3, ip
 8000436:	9300      	str	r3, [sp, #0]
 8000438:	2100      	movs	r1, #0
 800043a:	e737      	b.n	80002ac <__aeabi_ddiv+0x8c>
 800043c:	2303      	movs	r3, #3
 800043e:	46b1      	mov	r9, r6
 8000440:	9000      	str	r0, [sp, #0]
 8000442:	260c      	movs	r6, #12
 8000444:	9302      	str	r3, [sp, #8]
 8000446:	e711      	b.n	800026c <__aeabi_ddiv+0x4c>
 8000448:	2300      	movs	r3, #0
 800044a:	9300      	str	r3, [sp, #0]
 800044c:	3301      	adds	r3, #1
 800044e:	2604      	movs	r6, #4
 8000450:	2700      	movs	r7, #0
 8000452:	9302      	str	r3, [sp, #8]
 8000454:	e70a      	b.n	800026c <__aeabi_ddiv+0x4c>
 8000456:	2303      	movs	r3, #3
 8000458:	46c3      	mov	fp, r8
 800045a:	431e      	orrs	r6, r3
 800045c:	2103      	movs	r1, #3
 800045e:	e725      	b.n	80002ac <__aeabi_ddiv+0x8c>
 8000460:	3301      	adds	r3, #1
 8000462:	431e      	orrs	r6, r3
 8000464:	2200      	movs	r2, #0
 8000466:	2101      	movs	r1, #1
 8000468:	e720      	b.n	80002ac <__aeabi_ddiv+0x8c>
 800046a:	2300      	movs	r3, #0
 800046c:	469a      	mov	sl, r3
 800046e:	2380      	movs	r3, #128	; 0x80
 8000470:	2700      	movs	r7, #0
 8000472:	031b      	lsls	r3, r3, #12
 8000474:	4a09      	ldr	r2, [pc, #36]	; (800049c <__aeabi_ddiv+0x27c>)
 8000476:	e761      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	4649      	mov	r1, r9
 800047c:	031b      	lsls	r3, r3, #12
 800047e:	4219      	tst	r1, r3
 8000480:	d100      	bne.n	8000484 <__aeabi_ddiv+0x264>
 8000482:	e0e2      	b.n	800064a <__aeabi_ddiv+0x42a>
 8000484:	4659      	mov	r1, fp
 8000486:	4219      	tst	r1, r3
 8000488:	d000      	beq.n	800048c <__aeabi_ddiv+0x26c>
 800048a:	e0de      	b.n	800064a <__aeabi_ddiv+0x42a>
 800048c:	430b      	orrs	r3, r1
 800048e:	031b      	lsls	r3, r3, #12
 8000490:	0017      	movs	r7, r2
 8000492:	0b1b      	lsrs	r3, r3, #12
 8000494:	46a2      	mov	sl, r4
 8000496:	4a01      	ldr	r2, [pc, #4]	; (800049c <__aeabi_ddiv+0x27c>)
 8000498:	e750      	b.n	800033c <__aeabi_ddiv+0x11c>
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	000007ff 	.word	0x000007ff
 80004a0:	fffffc01 	.word	0xfffffc01
 80004a4:	08003a4c 	.word	0x08003a4c
 80004a8:	000003ff 	.word	0x000003ff
 80004ac:	feffffff 	.word	0xfeffffff
 80004b0:	000007fe 	.word	0x000007fe
 80004b4:	800fffff 	.word	0x800fffff
 80004b8:	fffffc0d 	.word	0xfffffc0d
 80004bc:	fffff801 	.word	0xfffff801
 80004c0:	000003f3 	.word	0x000003f3
 80004c4:	45d9      	cmp	r9, fp
 80004c6:	d900      	bls.n	80004ca <__aeabi_ddiv+0x2aa>
 80004c8:	e0cb      	b.n	8000662 <__aeabi_ddiv+0x442>
 80004ca:	d100      	bne.n	80004ce <__aeabi_ddiv+0x2ae>
 80004cc:	e0c6      	b.n	800065c <__aeabi_ddiv+0x43c>
 80004ce:	003c      	movs	r4, r7
 80004d0:	4648      	mov	r0, r9
 80004d2:	2700      	movs	r7, #0
 80004d4:	9b00      	ldr	r3, [sp, #0]
 80004d6:	3b01      	subs	r3, #1
 80004d8:	9300      	str	r3, [sp, #0]
 80004da:	465b      	mov	r3, fp
 80004dc:	0e16      	lsrs	r6, r2, #24
 80004de:	021b      	lsls	r3, r3, #8
 80004e0:	431e      	orrs	r6, r3
 80004e2:	0213      	lsls	r3, r2, #8
 80004e4:	4698      	mov	r8, r3
 80004e6:	0433      	lsls	r3, r6, #16
 80004e8:	0c1b      	lsrs	r3, r3, #16
 80004ea:	4699      	mov	r9, r3
 80004ec:	0c31      	lsrs	r1, r6, #16
 80004ee:	9101      	str	r1, [sp, #4]
 80004f0:	f7ff fe90 	bl	8000214 <__aeabi_uidivmod>
 80004f4:	464a      	mov	r2, r9
 80004f6:	4342      	muls	r2, r0
 80004f8:	040b      	lsls	r3, r1, #16
 80004fa:	0c21      	lsrs	r1, r4, #16
 80004fc:	0005      	movs	r5, r0
 80004fe:	4319      	orrs	r1, r3
 8000500:	428a      	cmp	r2, r1
 8000502:	d907      	bls.n	8000514 <__aeabi_ddiv+0x2f4>
 8000504:	1989      	adds	r1, r1, r6
 8000506:	3d01      	subs	r5, #1
 8000508:	428e      	cmp	r6, r1
 800050a:	d803      	bhi.n	8000514 <__aeabi_ddiv+0x2f4>
 800050c:	428a      	cmp	r2, r1
 800050e:	d901      	bls.n	8000514 <__aeabi_ddiv+0x2f4>
 8000510:	1e85      	subs	r5, r0, #2
 8000512:	1989      	adds	r1, r1, r6
 8000514:	1a88      	subs	r0, r1, r2
 8000516:	9901      	ldr	r1, [sp, #4]
 8000518:	f7ff fe7c 	bl	8000214 <__aeabi_uidivmod>
 800051c:	0409      	lsls	r1, r1, #16
 800051e:	468c      	mov	ip, r1
 8000520:	464a      	mov	r2, r9
 8000522:	0421      	lsls	r1, r4, #16
 8000524:	4664      	mov	r4, ip
 8000526:	4342      	muls	r2, r0
 8000528:	0c09      	lsrs	r1, r1, #16
 800052a:	0003      	movs	r3, r0
 800052c:	4321      	orrs	r1, r4
 800052e:	428a      	cmp	r2, r1
 8000530:	d904      	bls.n	800053c <__aeabi_ddiv+0x31c>
 8000532:	1989      	adds	r1, r1, r6
 8000534:	3b01      	subs	r3, #1
 8000536:	428e      	cmp	r6, r1
 8000538:	d800      	bhi.n	800053c <__aeabi_ddiv+0x31c>
 800053a:	e0f1      	b.n	8000720 <__aeabi_ddiv+0x500>
 800053c:	042d      	lsls	r5, r5, #16
 800053e:	431d      	orrs	r5, r3
 8000540:	46ab      	mov	fp, r5
 8000542:	4643      	mov	r3, r8
 8000544:	1a89      	subs	r1, r1, r2
 8000546:	4642      	mov	r2, r8
 8000548:	0c28      	lsrs	r0, r5, #16
 800054a:	0412      	lsls	r2, r2, #16
 800054c:	0c1d      	lsrs	r5, r3, #16
 800054e:	465b      	mov	r3, fp
 8000550:	0c14      	lsrs	r4, r2, #16
 8000552:	0022      	movs	r2, r4
 8000554:	041b      	lsls	r3, r3, #16
 8000556:	0c1b      	lsrs	r3, r3, #16
 8000558:	435a      	muls	r2, r3
 800055a:	9403      	str	r4, [sp, #12]
 800055c:	436b      	muls	r3, r5
 800055e:	4344      	muls	r4, r0
 8000560:	9502      	str	r5, [sp, #8]
 8000562:	4368      	muls	r0, r5
 8000564:	191b      	adds	r3, r3, r4
 8000566:	0c15      	lsrs	r5, r2, #16
 8000568:	18eb      	adds	r3, r5, r3
 800056a:	429c      	cmp	r4, r3
 800056c:	d903      	bls.n	8000576 <__aeabi_ddiv+0x356>
 800056e:	2480      	movs	r4, #128	; 0x80
 8000570:	0264      	lsls	r4, r4, #9
 8000572:	46a4      	mov	ip, r4
 8000574:	4460      	add	r0, ip
 8000576:	0c1c      	lsrs	r4, r3, #16
 8000578:	0415      	lsls	r5, r2, #16
 800057a:	041b      	lsls	r3, r3, #16
 800057c:	0c2d      	lsrs	r5, r5, #16
 800057e:	1820      	adds	r0, r4, r0
 8000580:	195d      	adds	r5, r3, r5
 8000582:	4281      	cmp	r1, r0
 8000584:	d377      	bcc.n	8000676 <__aeabi_ddiv+0x456>
 8000586:	d073      	beq.n	8000670 <__aeabi_ddiv+0x450>
 8000588:	1a0c      	subs	r4, r1, r0
 800058a:	4aa2      	ldr	r2, [pc, #648]	; (8000814 <__aeabi_ddiv+0x5f4>)
 800058c:	1b7d      	subs	r5, r7, r5
 800058e:	42af      	cmp	r7, r5
 8000590:	41bf      	sbcs	r7, r7
 8000592:	4694      	mov	ip, r2
 8000594:	9b00      	ldr	r3, [sp, #0]
 8000596:	427f      	negs	r7, r7
 8000598:	4463      	add	r3, ip
 800059a:	1be0      	subs	r0, r4, r7
 800059c:	001c      	movs	r4, r3
 800059e:	4286      	cmp	r6, r0
 80005a0:	d100      	bne.n	80005a4 <__aeabi_ddiv+0x384>
 80005a2:	e0db      	b.n	800075c <__aeabi_ddiv+0x53c>
 80005a4:	9901      	ldr	r1, [sp, #4]
 80005a6:	f7ff fe35 	bl	8000214 <__aeabi_uidivmod>
 80005aa:	464a      	mov	r2, r9
 80005ac:	4342      	muls	r2, r0
 80005ae:	040b      	lsls	r3, r1, #16
 80005b0:	0c29      	lsrs	r1, r5, #16
 80005b2:	0007      	movs	r7, r0
 80005b4:	4319      	orrs	r1, r3
 80005b6:	428a      	cmp	r2, r1
 80005b8:	d907      	bls.n	80005ca <__aeabi_ddiv+0x3aa>
 80005ba:	1989      	adds	r1, r1, r6
 80005bc:	3f01      	subs	r7, #1
 80005be:	428e      	cmp	r6, r1
 80005c0:	d803      	bhi.n	80005ca <__aeabi_ddiv+0x3aa>
 80005c2:	428a      	cmp	r2, r1
 80005c4:	d901      	bls.n	80005ca <__aeabi_ddiv+0x3aa>
 80005c6:	1e87      	subs	r7, r0, #2
 80005c8:	1989      	adds	r1, r1, r6
 80005ca:	1a88      	subs	r0, r1, r2
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	f7ff fe21 	bl	8000214 <__aeabi_uidivmod>
 80005d2:	0409      	lsls	r1, r1, #16
 80005d4:	464a      	mov	r2, r9
 80005d6:	4689      	mov	r9, r1
 80005d8:	0429      	lsls	r1, r5, #16
 80005da:	464d      	mov	r5, r9
 80005dc:	4342      	muls	r2, r0
 80005de:	0c09      	lsrs	r1, r1, #16
 80005e0:	0003      	movs	r3, r0
 80005e2:	4329      	orrs	r1, r5
 80005e4:	428a      	cmp	r2, r1
 80005e6:	d907      	bls.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005e8:	1989      	adds	r1, r1, r6
 80005ea:	3b01      	subs	r3, #1
 80005ec:	428e      	cmp	r6, r1
 80005ee:	d803      	bhi.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005f0:	428a      	cmp	r2, r1
 80005f2:	d901      	bls.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005f4:	1e83      	subs	r3, r0, #2
 80005f6:	1989      	adds	r1, r1, r6
 80005f8:	043f      	lsls	r7, r7, #16
 80005fa:	1a89      	subs	r1, r1, r2
 80005fc:	003a      	movs	r2, r7
 80005fe:	9f03      	ldr	r7, [sp, #12]
 8000600:	431a      	orrs	r2, r3
 8000602:	0038      	movs	r0, r7
 8000604:	0413      	lsls	r3, r2, #16
 8000606:	0c1b      	lsrs	r3, r3, #16
 8000608:	4358      	muls	r0, r3
 800060a:	4681      	mov	r9, r0
 800060c:	9802      	ldr	r0, [sp, #8]
 800060e:	0c15      	lsrs	r5, r2, #16
 8000610:	436f      	muls	r7, r5
 8000612:	4343      	muls	r3, r0
 8000614:	4345      	muls	r5, r0
 8000616:	4648      	mov	r0, r9
 8000618:	0c00      	lsrs	r0, r0, #16
 800061a:	4684      	mov	ip, r0
 800061c:	19db      	adds	r3, r3, r7
 800061e:	4463      	add	r3, ip
 8000620:	429f      	cmp	r7, r3
 8000622:	d903      	bls.n	800062c <__aeabi_ddiv+0x40c>
 8000624:	2080      	movs	r0, #128	; 0x80
 8000626:	0240      	lsls	r0, r0, #9
 8000628:	4684      	mov	ip, r0
 800062a:	4465      	add	r5, ip
 800062c:	4648      	mov	r0, r9
 800062e:	0c1f      	lsrs	r7, r3, #16
 8000630:	0400      	lsls	r0, r0, #16
 8000632:	041b      	lsls	r3, r3, #16
 8000634:	0c00      	lsrs	r0, r0, #16
 8000636:	197d      	adds	r5, r7, r5
 8000638:	1818      	adds	r0, r3, r0
 800063a:	42a9      	cmp	r1, r5
 800063c:	d200      	bcs.n	8000640 <__aeabi_ddiv+0x420>
 800063e:	e084      	b.n	800074a <__aeabi_ddiv+0x52a>
 8000640:	d100      	bne.n	8000644 <__aeabi_ddiv+0x424>
 8000642:	e07f      	b.n	8000744 <__aeabi_ddiv+0x524>
 8000644:	2301      	movs	r3, #1
 8000646:	431a      	orrs	r2, r3
 8000648:	e657      	b.n	80002fa <__aeabi_ddiv+0xda>
 800064a:	2380      	movs	r3, #128	; 0x80
 800064c:	464a      	mov	r2, r9
 800064e:	031b      	lsls	r3, r3, #12
 8000650:	4313      	orrs	r3, r2
 8000652:	031b      	lsls	r3, r3, #12
 8000654:	0b1b      	lsrs	r3, r3, #12
 8000656:	46aa      	mov	sl, r5
 8000658:	4a6f      	ldr	r2, [pc, #444]	; (8000818 <__aeabi_ddiv+0x5f8>)
 800065a:	e66f      	b.n	800033c <__aeabi_ddiv+0x11c>
 800065c:	42ba      	cmp	r2, r7
 800065e:	d900      	bls.n	8000662 <__aeabi_ddiv+0x442>
 8000660:	e735      	b.n	80004ce <__aeabi_ddiv+0x2ae>
 8000662:	464b      	mov	r3, r9
 8000664:	07dc      	lsls	r4, r3, #31
 8000666:	0858      	lsrs	r0, r3, #1
 8000668:	087b      	lsrs	r3, r7, #1
 800066a:	431c      	orrs	r4, r3
 800066c:	07ff      	lsls	r7, r7, #31
 800066e:	e734      	b.n	80004da <__aeabi_ddiv+0x2ba>
 8000670:	2400      	movs	r4, #0
 8000672:	42af      	cmp	r7, r5
 8000674:	d289      	bcs.n	800058a <__aeabi_ddiv+0x36a>
 8000676:	4447      	add	r7, r8
 8000678:	4547      	cmp	r7, r8
 800067a:	41a4      	sbcs	r4, r4
 800067c:	465b      	mov	r3, fp
 800067e:	4264      	negs	r4, r4
 8000680:	19a4      	adds	r4, r4, r6
 8000682:	1864      	adds	r4, r4, r1
 8000684:	3b01      	subs	r3, #1
 8000686:	42a6      	cmp	r6, r4
 8000688:	d21e      	bcs.n	80006c8 <__aeabi_ddiv+0x4a8>
 800068a:	42a0      	cmp	r0, r4
 800068c:	d86d      	bhi.n	800076a <__aeabi_ddiv+0x54a>
 800068e:	d100      	bne.n	8000692 <__aeabi_ddiv+0x472>
 8000690:	e0b6      	b.n	8000800 <__aeabi_ddiv+0x5e0>
 8000692:	1a24      	subs	r4, r4, r0
 8000694:	469b      	mov	fp, r3
 8000696:	e778      	b.n	800058a <__aeabi_ddiv+0x36a>
 8000698:	0003      	movs	r3, r0
 800069a:	465a      	mov	r2, fp
 800069c:	3b28      	subs	r3, #40	; 0x28
 800069e:	409a      	lsls	r2, r3
 80006a0:	2700      	movs	r7, #0
 80006a2:	4691      	mov	r9, r2
 80006a4:	e688      	b.n	80003b8 <__aeabi_ddiv+0x198>
 80006a6:	4658      	mov	r0, fp
 80006a8:	f000 fbec 	bl	8000e84 <__clzsi2>
 80006ac:	3020      	adds	r0, #32
 80006ae:	e672      	b.n	8000396 <__aeabi_ddiv+0x176>
 80006b0:	0003      	movs	r3, r0
 80006b2:	4652      	mov	r2, sl
 80006b4:	3b28      	subs	r3, #40	; 0x28
 80006b6:	409a      	lsls	r2, r3
 80006b8:	4693      	mov	fp, r2
 80006ba:	2200      	movs	r2, #0
 80006bc:	e6b4      	b.n	8000428 <__aeabi_ddiv+0x208>
 80006be:	4650      	mov	r0, sl
 80006c0:	f000 fbe0 	bl	8000e84 <__clzsi2>
 80006c4:	3020      	adds	r0, #32
 80006c6:	e69a      	b.n	80003fe <__aeabi_ddiv+0x1de>
 80006c8:	42a6      	cmp	r6, r4
 80006ca:	d1e2      	bne.n	8000692 <__aeabi_ddiv+0x472>
 80006cc:	45b8      	cmp	r8, r7
 80006ce:	d9dc      	bls.n	800068a <__aeabi_ddiv+0x46a>
 80006d0:	1a34      	subs	r4, r6, r0
 80006d2:	469b      	mov	fp, r3
 80006d4:	e759      	b.n	800058a <__aeabi_ddiv+0x36a>
 80006d6:	2b1f      	cmp	r3, #31
 80006d8:	dc65      	bgt.n	80007a6 <__aeabi_ddiv+0x586>
 80006da:	4c50      	ldr	r4, [pc, #320]	; (800081c <__aeabi_ddiv+0x5fc>)
 80006dc:	9900      	ldr	r1, [sp, #0]
 80006de:	46a4      	mov	ip, r4
 80006e0:	465c      	mov	r4, fp
 80006e2:	4461      	add	r1, ip
 80006e4:	0008      	movs	r0, r1
 80006e6:	408c      	lsls	r4, r1
 80006e8:	0011      	movs	r1, r2
 80006ea:	4082      	lsls	r2, r0
 80006ec:	40d9      	lsrs	r1, r3
 80006ee:	1e50      	subs	r0, r2, #1
 80006f0:	4182      	sbcs	r2, r0
 80006f2:	430c      	orrs	r4, r1
 80006f4:	4314      	orrs	r4, r2
 80006f6:	465a      	mov	r2, fp
 80006f8:	40da      	lsrs	r2, r3
 80006fa:	0013      	movs	r3, r2
 80006fc:	0762      	lsls	r2, r4, #29
 80006fe:	d009      	beq.n	8000714 <__aeabi_ddiv+0x4f4>
 8000700:	220f      	movs	r2, #15
 8000702:	4022      	ands	r2, r4
 8000704:	2a04      	cmp	r2, #4
 8000706:	d005      	beq.n	8000714 <__aeabi_ddiv+0x4f4>
 8000708:	0022      	movs	r2, r4
 800070a:	1d14      	adds	r4, r2, #4
 800070c:	4294      	cmp	r4, r2
 800070e:	4189      	sbcs	r1, r1
 8000710:	4249      	negs	r1, r1
 8000712:	185b      	adds	r3, r3, r1
 8000714:	021a      	lsls	r2, r3, #8
 8000716:	d562      	bpl.n	80007de <__aeabi_ddiv+0x5be>
 8000718:	2201      	movs	r2, #1
 800071a:	2300      	movs	r3, #0
 800071c:	2700      	movs	r7, #0
 800071e:	e60d      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000720:	428a      	cmp	r2, r1
 8000722:	d800      	bhi.n	8000726 <__aeabi_ddiv+0x506>
 8000724:	e70a      	b.n	800053c <__aeabi_ddiv+0x31c>
 8000726:	1e83      	subs	r3, r0, #2
 8000728:	1989      	adds	r1, r1, r6
 800072a:	e707      	b.n	800053c <__aeabi_ddiv+0x31c>
 800072c:	230f      	movs	r3, #15
 800072e:	4013      	ands	r3, r2
 8000730:	2b04      	cmp	r3, #4
 8000732:	d100      	bne.n	8000736 <__aeabi_ddiv+0x516>
 8000734:	e5e6      	b.n	8000304 <__aeabi_ddiv+0xe4>
 8000736:	1d17      	adds	r7, r2, #4
 8000738:	4297      	cmp	r7, r2
 800073a:	4192      	sbcs	r2, r2
 800073c:	4253      	negs	r3, r2
 800073e:	449b      	add	fp, r3
 8000740:	08fa      	lsrs	r2, r7, #3
 8000742:	e5e0      	b.n	8000306 <__aeabi_ddiv+0xe6>
 8000744:	2800      	cmp	r0, #0
 8000746:	d100      	bne.n	800074a <__aeabi_ddiv+0x52a>
 8000748:	e5d7      	b.n	80002fa <__aeabi_ddiv+0xda>
 800074a:	1871      	adds	r1, r6, r1
 800074c:	1e53      	subs	r3, r2, #1
 800074e:	42b1      	cmp	r1, r6
 8000750:	d327      	bcc.n	80007a2 <__aeabi_ddiv+0x582>
 8000752:	42a9      	cmp	r1, r5
 8000754:	d315      	bcc.n	8000782 <__aeabi_ddiv+0x562>
 8000756:	d058      	beq.n	800080a <__aeabi_ddiv+0x5ea>
 8000758:	001a      	movs	r2, r3
 800075a:	e773      	b.n	8000644 <__aeabi_ddiv+0x424>
 800075c:	2b00      	cmp	r3, #0
 800075e:	dc00      	bgt.n	8000762 <__aeabi_ddiv+0x542>
 8000760:	e604      	b.n	800036c <__aeabi_ddiv+0x14c>
 8000762:	2301      	movs	r3, #1
 8000764:	2200      	movs	r2, #0
 8000766:	449b      	add	fp, r3
 8000768:	e5cd      	b.n	8000306 <__aeabi_ddiv+0xe6>
 800076a:	2302      	movs	r3, #2
 800076c:	4447      	add	r7, r8
 800076e:	4547      	cmp	r7, r8
 8000770:	4189      	sbcs	r1, r1
 8000772:	425b      	negs	r3, r3
 8000774:	469c      	mov	ip, r3
 8000776:	4249      	negs	r1, r1
 8000778:	1989      	adds	r1, r1, r6
 800077a:	190c      	adds	r4, r1, r4
 800077c:	44e3      	add	fp, ip
 800077e:	1a24      	subs	r4, r4, r0
 8000780:	e703      	b.n	800058a <__aeabi_ddiv+0x36a>
 8000782:	4643      	mov	r3, r8
 8000784:	005f      	lsls	r7, r3, #1
 8000786:	4547      	cmp	r7, r8
 8000788:	419b      	sbcs	r3, r3
 800078a:	46b8      	mov	r8, r7
 800078c:	425b      	negs	r3, r3
 800078e:	199e      	adds	r6, r3, r6
 8000790:	3a02      	subs	r2, #2
 8000792:	1989      	adds	r1, r1, r6
 8000794:	42a9      	cmp	r1, r5
 8000796:	d000      	beq.n	800079a <__aeabi_ddiv+0x57a>
 8000798:	e754      	b.n	8000644 <__aeabi_ddiv+0x424>
 800079a:	4540      	cmp	r0, r8
 800079c:	d000      	beq.n	80007a0 <__aeabi_ddiv+0x580>
 800079e:	e751      	b.n	8000644 <__aeabi_ddiv+0x424>
 80007a0:	e5ab      	b.n	80002fa <__aeabi_ddiv+0xda>
 80007a2:	001a      	movs	r2, r3
 80007a4:	e7f6      	b.n	8000794 <__aeabi_ddiv+0x574>
 80007a6:	211f      	movs	r1, #31
 80007a8:	465f      	mov	r7, fp
 80007aa:	4249      	negs	r1, r1
 80007ac:	1b0c      	subs	r4, r1, r4
 80007ae:	40e7      	lsrs	r7, r4
 80007b0:	2b20      	cmp	r3, #32
 80007b2:	d007      	beq.n	80007c4 <__aeabi_ddiv+0x5a4>
 80007b4:	491a      	ldr	r1, [pc, #104]	; (8000820 <__aeabi_ddiv+0x600>)
 80007b6:	9b00      	ldr	r3, [sp, #0]
 80007b8:	468c      	mov	ip, r1
 80007ba:	4463      	add	r3, ip
 80007bc:	0018      	movs	r0, r3
 80007be:	465b      	mov	r3, fp
 80007c0:	4083      	lsls	r3, r0
 80007c2:	431a      	orrs	r2, r3
 80007c4:	1e50      	subs	r0, r2, #1
 80007c6:	4182      	sbcs	r2, r0
 80007c8:	433a      	orrs	r2, r7
 80007ca:	2707      	movs	r7, #7
 80007cc:	2300      	movs	r3, #0
 80007ce:	4017      	ands	r7, r2
 80007d0:	d009      	beq.n	80007e6 <__aeabi_ddiv+0x5c6>
 80007d2:	210f      	movs	r1, #15
 80007d4:	2300      	movs	r3, #0
 80007d6:	4011      	ands	r1, r2
 80007d8:	0014      	movs	r4, r2
 80007da:	2904      	cmp	r1, #4
 80007dc:	d195      	bne.n	800070a <__aeabi_ddiv+0x4ea>
 80007de:	0022      	movs	r2, r4
 80007e0:	075f      	lsls	r7, r3, #29
 80007e2:	025b      	lsls	r3, r3, #9
 80007e4:	0b1b      	lsrs	r3, r3, #12
 80007e6:	08d2      	lsrs	r2, r2, #3
 80007e8:	4317      	orrs	r7, r2
 80007ea:	2200      	movs	r2, #0
 80007ec:	e5a6      	b.n	800033c <__aeabi_ddiv+0x11c>
 80007ee:	2380      	movs	r3, #128	; 0x80
 80007f0:	4659      	mov	r1, fp
 80007f2:	031b      	lsls	r3, r3, #12
 80007f4:	430b      	orrs	r3, r1
 80007f6:	031b      	lsls	r3, r3, #12
 80007f8:	0017      	movs	r7, r2
 80007fa:	0b1b      	lsrs	r3, r3, #12
 80007fc:	4a06      	ldr	r2, [pc, #24]	; (8000818 <__aeabi_ddiv+0x5f8>)
 80007fe:	e59d      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000800:	42bd      	cmp	r5, r7
 8000802:	d8b2      	bhi.n	800076a <__aeabi_ddiv+0x54a>
 8000804:	469b      	mov	fp, r3
 8000806:	2400      	movs	r4, #0
 8000808:	e6bf      	b.n	800058a <__aeabi_ddiv+0x36a>
 800080a:	4580      	cmp	r8, r0
 800080c:	d3b9      	bcc.n	8000782 <__aeabi_ddiv+0x562>
 800080e:	001a      	movs	r2, r3
 8000810:	e7c3      	b.n	800079a <__aeabi_ddiv+0x57a>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	000003ff 	.word	0x000003ff
 8000818:	000007ff 	.word	0x000007ff
 800081c:	0000041e 	.word	0x0000041e
 8000820:	0000043e 	.word	0x0000043e

08000824 <__aeabi_dmul>:
 8000824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000826:	4657      	mov	r7, sl
 8000828:	46de      	mov	lr, fp
 800082a:	464e      	mov	r6, r9
 800082c:	4645      	mov	r5, r8
 800082e:	b5e0      	push	{r5, r6, r7, lr}
 8000830:	4683      	mov	fp, r0
 8000832:	0006      	movs	r6, r0
 8000834:	030f      	lsls	r7, r1, #12
 8000836:	0048      	lsls	r0, r1, #1
 8000838:	b087      	sub	sp, #28
 800083a:	4692      	mov	sl, r2
 800083c:	001d      	movs	r5, r3
 800083e:	0b3f      	lsrs	r7, r7, #12
 8000840:	0d40      	lsrs	r0, r0, #21
 8000842:	0fcc      	lsrs	r4, r1, #31
 8000844:	2800      	cmp	r0, #0
 8000846:	d100      	bne.n	800084a <__aeabi_dmul+0x26>
 8000848:	e06f      	b.n	800092a <__aeabi_dmul+0x106>
 800084a:	4bde      	ldr	r3, [pc, #888]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 800084c:	4298      	cmp	r0, r3
 800084e:	d038      	beq.n	80008c2 <__aeabi_dmul+0x9e>
 8000850:	2380      	movs	r3, #128	; 0x80
 8000852:	00ff      	lsls	r7, r7, #3
 8000854:	041b      	lsls	r3, r3, #16
 8000856:	431f      	orrs	r7, r3
 8000858:	0f73      	lsrs	r3, r6, #29
 800085a:	433b      	orrs	r3, r7
 800085c:	9301      	str	r3, [sp, #4]
 800085e:	4bda      	ldr	r3, [pc, #872]	; (8000bc8 <__aeabi_dmul+0x3a4>)
 8000860:	2700      	movs	r7, #0
 8000862:	4699      	mov	r9, r3
 8000864:	2300      	movs	r3, #0
 8000866:	469b      	mov	fp, r3
 8000868:	00f6      	lsls	r6, r6, #3
 800086a:	4481      	add	r9, r0
 800086c:	032b      	lsls	r3, r5, #12
 800086e:	0069      	lsls	r1, r5, #1
 8000870:	0b1b      	lsrs	r3, r3, #12
 8000872:	4652      	mov	r2, sl
 8000874:	4698      	mov	r8, r3
 8000876:	0d49      	lsrs	r1, r1, #21
 8000878:	0fed      	lsrs	r5, r5, #31
 800087a:	2900      	cmp	r1, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_dmul+0x5c>
 800087e:	e085      	b.n	800098c <__aeabi_dmul+0x168>
 8000880:	4bd0      	ldr	r3, [pc, #832]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 8000882:	4299      	cmp	r1, r3
 8000884:	d100      	bne.n	8000888 <__aeabi_dmul+0x64>
 8000886:	e073      	b.n	8000970 <__aeabi_dmul+0x14c>
 8000888:	4643      	mov	r3, r8
 800088a:	00da      	lsls	r2, r3, #3
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	041b      	lsls	r3, r3, #16
 8000890:	4313      	orrs	r3, r2
 8000892:	4652      	mov	r2, sl
 8000894:	48cc      	ldr	r0, [pc, #816]	; (8000bc8 <__aeabi_dmul+0x3a4>)
 8000896:	0f52      	lsrs	r2, r2, #29
 8000898:	4684      	mov	ip, r0
 800089a:	4313      	orrs	r3, r2
 800089c:	4652      	mov	r2, sl
 800089e:	2000      	movs	r0, #0
 80008a0:	4461      	add	r1, ip
 80008a2:	00d2      	lsls	r2, r2, #3
 80008a4:	4489      	add	r9, r1
 80008a6:	0021      	movs	r1, r4
 80008a8:	4069      	eors	r1, r5
 80008aa:	9100      	str	r1, [sp, #0]
 80008ac:	468c      	mov	ip, r1
 80008ae:	2101      	movs	r1, #1
 80008b0:	4449      	add	r1, r9
 80008b2:	468a      	mov	sl, r1
 80008b4:	2f0f      	cmp	r7, #15
 80008b6:	d900      	bls.n	80008ba <__aeabi_dmul+0x96>
 80008b8:	e090      	b.n	80009dc <__aeabi_dmul+0x1b8>
 80008ba:	49c4      	ldr	r1, [pc, #784]	; (8000bcc <__aeabi_dmul+0x3a8>)
 80008bc:	00bf      	lsls	r7, r7, #2
 80008be:	59cf      	ldr	r7, [r1, r7]
 80008c0:	46bf      	mov	pc, r7
 80008c2:	465b      	mov	r3, fp
 80008c4:	433b      	orrs	r3, r7
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	d000      	beq.n	80008cc <__aeabi_dmul+0xa8>
 80008ca:	e16a      	b.n	8000ba2 <__aeabi_dmul+0x37e>
 80008cc:	2302      	movs	r3, #2
 80008ce:	2708      	movs	r7, #8
 80008d0:	2600      	movs	r6, #0
 80008d2:	4681      	mov	r9, r0
 80008d4:	469b      	mov	fp, r3
 80008d6:	e7c9      	b.n	800086c <__aeabi_dmul+0x48>
 80008d8:	0032      	movs	r2, r6
 80008da:	4658      	mov	r0, fp
 80008dc:	9b01      	ldr	r3, [sp, #4]
 80008de:	4661      	mov	r1, ip
 80008e0:	9100      	str	r1, [sp, #0]
 80008e2:	2802      	cmp	r0, #2
 80008e4:	d100      	bne.n	80008e8 <__aeabi_dmul+0xc4>
 80008e6:	e075      	b.n	80009d4 <__aeabi_dmul+0x1b0>
 80008e8:	2803      	cmp	r0, #3
 80008ea:	d100      	bne.n	80008ee <__aeabi_dmul+0xca>
 80008ec:	e1fe      	b.n	8000cec <__aeabi_dmul+0x4c8>
 80008ee:	2801      	cmp	r0, #1
 80008f0:	d000      	beq.n	80008f4 <__aeabi_dmul+0xd0>
 80008f2:	e12c      	b.n	8000b4e <__aeabi_dmul+0x32a>
 80008f4:	2300      	movs	r3, #0
 80008f6:	2700      	movs	r7, #0
 80008f8:	2600      	movs	r6, #0
 80008fa:	2500      	movs	r5, #0
 80008fc:	033f      	lsls	r7, r7, #12
 80008fe:	0d2a      	lsrs	r2, r5, #20
 8000900:	0b3f      	lsrs	r7, r7, #12
 8000902:	48b3      	ldr	r0, [pc, #716]	; (8000bd0 <__aeabi_dmul+0x3ac>)
 8000904:	0512      	lsls	r2, r2, #20
 8000906:	433a      	orrs	r2, r7
 8000908:	4002      	ands	r2, r0
 800090a:	051b      	lsls	r3, r3, #20
 800090c:	4313      	orrs	r3, r2
 800090e:	9a00      	ldr	r2, [sp, #0]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	07d1      	lsls	r1, r2, #31
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	430b      	orrs	r3, r1
 8000918:	0030      	movs	r0, r6
 800091a:	0019      	movs	r1, r3
 800091c:	b007      	add	sp, #28
 800091e:	bc3c      	pop	{r2, r3, r4, r5}
 8000920:	4690      	mov	r8, r2
 8000922:	4699      	mov	r9, r3
 8000924:	46a2      	mov	sl, r4
 8000926:	46ab      	mov	fp, r5
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	465b      	mov	r3, fp
 800092c:	433b      	orrs	r3, r7
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	d100      	bne.n	8000934 <__aeabi_dmul+0x110>
 8000932:	e12f      	b.n	8000b94 <__aeabi_dmul+0x370>
 8000934:	2f00      	cmp	r7, #0
 8000936:	d100      	bne.n	800093a <__aeabi_dmul+0x116>
 8000938:	e1a5      	b.n	8000c86 <__aeabi_dmul+0x462>
 800093a:	0038      	movs	r0, r7
 800093c:	f000 faa2 	bl	8000e84 <__clzsi2>
 8000940:	0003      	movs	r3, r0
 8000942:	3b0b      	subs	r3, #11
 8000944:	2b1c      	cmp	r3, #28
 8000946:	dd00      	ble.n	800094a <__aeabi_dmul+0x126>
 8000948:	e196      	b.n	8000c78 <__aeabi_dmul+0x454>
 800094a:	221d      	movs	r2, #29
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	465a      	mov	r2, fp
 8000950:	0001      	movs	r1, r0
 8000952:	40da      	lsrs	r2, r3
 8000954:	465e      	mov	r6, fp
 8000956:	3908      	subs	r1, #8
 8000958:	408f      	lsls	r7, r1
 800095a:	0013      	movs	r3, r2
 800095c:	408e      	lsls	r6, r1
 800095e:	433b      	orrs	r3, r7
 8000960:	9301      	str	r3, [sp, #4]
 8000962:	4b9c      	ldr	r3, [pc, #624]	; (8000bd4 <__aeabi_dmul+0x3b0>)
 8000964:	2700      	movs	r7, #0
 8000966:	1a1b      	subs	r3, r3, r0
 8000968:	4699      	mov	r9, r3
 800096a:	2300      	movs	r3, #0
 800096c:	469b      	mov	fp, r3
 800096e:	e77d      	b.n	800086c <__aeabi_dmul+0x48>
 8000970:	4641      	mov	r1, r8
 8000972:	4653      	mov	r3, sl
 8000974:	430b      	orrs	r3, r1
 8000976:	4993      	ldr	r1, [pc, #588]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 8000978:	468c      	mov	ip, r1
 800097a:	44e1      	add	r9, ip
 800097c:	2b00      	cmp	r3, #0
 800097e:	d000      	beq.n	8000982 <__aeabi_dmul+0x15e>
 8000980:	e11a      	b.n	8000bb8 <__aeabi_dmul+0x394>
 8000982:	2202      	movs	r2, #2
 8000984:	2002      	movs	r0, #2
 8000986:	4317      	orrs	r7, r2
 8000988:	2200      	movs	r2, #0
 800098a:	e78c      	b.n	80008a6 <__aeabi_dmul+0x82>
 800098c:	4313      	orrs	r3, r2
 800098e:	d100      	bne.n	8000992 <__aeabi_dmul+0x16e>
 8000990:	e10d      	b.n	8000bae <__aeabi_dmul+0x38a>
 8000992:	4643      	mov	r3, r8
 8000994:	2b00      	cmp	r3, #0
 8000996:	d100      	bne.n	800099a <__aeabi_dmul+0x176>
 8000998:	e181      	b.n	8000c9e <__aeabi_dmul+0x47a>
 800099a:	4640      	mov	r0, r8
 800099c:	f000 fa72 	bl	8000e84 <__clzsi2>
 80009a0:	0002      	movs	r2, r0
 80009a2:	3a0b      	subs	r2, #11
 80009a4:	2a1c      	cmp	r2, #28
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dmul+0x186>
 80009a8:	e172      	b.n	8000c90 <__aeabi_dmul+0x46c>
 80009aa:	0001      	movs	r1, r0
 80009ac:	4643      	mov	r3, r8
 80009ae:	3908      	subs	r1, #8
 80009b0:	408b      	lsls	r3, r1
 80009b2:	4698      	mov	r8, r3
 80009b4:	231d      	movs	r3, #29
 80009b6:	1a9a      	subs	r2, r3, r2
 80009b8:	4653      	mov	r3, sl
 80009ba:	40d3      	lsrs	r3, r2
 80009bc:	001a      	movs	r2, r3
 80009be:	4643      	mov	r3, r8
 80009c0:	4313      	orrs	r3, r2
 80009c2:	4652      	mov	r2, sl
 80009c4:	408a      	lsls	r2, r1
 80009c6:	4649      	mov	r1, r9
 80009c8:	1a08      	subs	r0, r1, r0
 80009ca:	4982      	ldr	r1, [pc, #520]	; (8000bd4 <__aeabi_dmul+0x3b0>)
 80009cc:	4689      	mov	r9, r1
 80009ce:	4481      	add	r9, r0
 80009d0:	2000      	movs	r0, #0
 80009d2:	e768      	b.n	80008a6 <__aeabi_dmul+0x82>
 80009d4:	4b7b      	ldr	r3, [pc, #492]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 80009d6:	2700      	movs	r7, #0
 80009d8:	2600      	movs	r6, #0
 80009da:	e78e      	b.n	80008fa <__aeabi_dmul+0xd6>
 80009dc:	0c14      	lsrs	r4, r2, #16
 80009de:	0412      	lsls	r2, r2, #16
 80009e0:	0c12      	lsrs	r2, r2, #16
 80009e2:	0011      	movs	r1, r2
 80009e4:	0c37      	lsrs	r7, r6, #16
 80009e6:	0436      	lsls	r6, r6, #16
 80009e8:	0c35      	lsrs	r5, r6, #16
 80009ea:	4379      	muls	r1, r7
 80009ec:	0028      	movs	r0, r5
 80009ee:	468c      	mov	ip, r1
 80009f0:	002e      	movs	r6, r5
 80009f2:	4360      	muls	r0, r4
 80009f4:	4460      	add	r0, ip
 80009f6:	4683      	mov	fp, r0
 80009f8:	4356      	muls	r6, r2
 80009fa:	0021      	movs	r1, r4
 80009fc:	0c30      	lsrs	r0, r6, #16
 80009fe:	4680      	mov	r8, r0
 8000a00:	4658      	mov	r0, fp
 8000a02:	4379      	muls	r1, r7
 8000a04:	4440      	add	r0, r8
 8000a06:	9102      	str	r1, [sp, #8]
 8000a08:	4584      	cmp	ip, r0
 8000a0a:	d906      	bls.n	8000a1a <__aeabi_dmul+0x1f6>
 8000a0c:	4688      	mov	r8, r1
 8000a0e:	2180      	movs	r1, #128	; 0x80
 8000a10:	0249      	lsls	r1, r1, #9
 8000a12:	468c      	mov	ip, r1
 8000a14:	44e0      	add	r8, ip
 8000a16:	4641      	mov	r1, r8
 8000a18:	9102      	str	r1, [sp, #8]
 8000a1a:	0436      	lsls	r6, r6, #16
 8000a1c:	0c01      	lsrs	r1, r0, #16
 8000a1e:	0c36      	lsrs	r6, r6, #16
 8000a20:	0400      	lsls	r0, r0, #16
 8000a22:	468b      	mov	fp, r1
 8000a24:	1981      	adds	r1, r0, r6
 8000a26:	0c1e      	lsrs	r6, r3, #16
 8000a28:	041b      	lsls	r3, r3, #16
 8000a2a:	0c1b      	lsrs	r3, r3, #16
 8000a2c:	9103      	str	r1, [sp, #12]
 8000a2e:	0019      	movs	r1, r3
 8000a30:	4379      	muls	r1, r7
 8000a32:	468c      	mov	ip, r1
 8000a34:	0028      	movs	r0, r5
 8000a36:	4375      	muls	r5, r6
 8000a38:	4465      	add	r5, ip
 8000a3a:	46a8      	mov	r8, r5
 8000a3c:	4358      	muls	r0, r3
 8000a3e:	0c05      	lsrs	r5, r0, #16
 8000a40:	4445      	add	r5, r8
 8000a42:	4377      	muls	r7, r6
 8000a44:	42a9      	cmp	r1, r5
 8000a46:	d903      	bls.n	8000a50 <__aeabi_dmul+0x22c>
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	0249      	lsls	r1, r1, #9
 8000a4c:	468c      	mov	ip, r1
 8000a4e:	4467      	add	r7, ip
 8000a50:	0c29      	lsrs	r1, r5, #16
 8000a52:	468c      	mov	ip, r1
 8000a54:	0039      	movs	r1, r7
 8000a56:	0400      	lsls	r0, r0, #16
 8000a58:	0c00      	lsrs	r0, r0, #16
 8000a5a:	042d      	lsls	r5, r5, #16
 8000a5c:	182d      	adds	r5, r5, r0
 8000a5e:	4461      	add	r1, ip
 8000a60:	44ab      	add	fp, r5
 8000a62:	9105      	str	r1, [sp, #20]
 8000a64:	4659      	mov	r1, fp
 8000a66:	9104      	str	r1, [sp, #16]
 8000a68:	9901      	ldr	r1, [sp, #4]
 8000a6a:	040f      	lsls	r7, r1, #16
 8000a6c:	0c3f      	lsrs	r7, r7, #16
 8000a6e:	0c08      	lsrs	r0, r1, #16
 8000a70:	0039      	movs	r1, r7
 8000a72:	4351      	muls	r1, r2
 8000a74:	4342      	muls	r2, r0
 8000a76:	4690      	mov	r8, r2
 8000a78:	0002      	movs	r2, r0
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	0c09      	lsrs	r1, r1, #16
 8000a7e:	468b      	mov	fp, r1
 8000a80:	4362      	muls	r2, r4
 8000a82:	437c      	muls	r4, r7
 8000a84:	4444      	add	r4, r8
 8000a86:	445c      	add	r4, fp
 8000a88:	45a0      	cmp	r8, r4
 8000a8a:	d903      	bls.n	8000a94 <__aeabi_dmul+0x270>
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	0249      	lsls	r1, r1, #9
 8000a90:	4688      	mov	r8, r1
 8000a92:	4442      	add	r2, r8
 8000a94:	0c21      	lsrs	r1, r4, #16
 8000a96:	4688      	mov	r8, r1
 8000a98:	4661      	mov	r1, ip
 8000a9a:	0409      	lsls	r1, r1, #16
 8000a9c:	0c09      	lsrs	r1, r1, #16
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	0039      	movs	r1, r7
 8000aa2:	4359      	muls	r1, r3
 8000aa4:	4343      	muls	r3, r0
 8000aa6:	4370      	muls	r0, r6
 8000aa8:	437e      	muls	r6, r7
 8000aaa:	0c0f      	lsrs	r7, r1, #16
 8000aac:	18f6      	adds	r6, r6, r3
 8000aae:	0424      	lsls	r4, r4, #16
 8000ab0:	19be      	adds	r6, r7, r6
 8000ab2:	4464      	add	r4, ip
 8000ab4:	4442      	add	r2, r8
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	42b3      	cmp	r3, r6
 8000aba:	d903      	bls.n	8000ac4 <__aeabi_dmul+0x2a0>
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	025b      	lsls	r3, r3, #9
 8000ac0:	4698      	mov	r8, r3
 8000ac2:	4440      	add	r0, r8
 8000ac4:	9b02      	ldr	r3, [sp, #8]
 8000ac6:	4661      	mov	r1, ip
 8000ac8:	4698      	mov	r8, r3
 8000aca:	9b04      	ldr	r3, [sp, #16]
 8000acc:	0437      	lsls	r7, r6, #16
 8000ace:	4443      	add	r3, r8
 8000ad0:	469b      	mov	fp, r3
 8000ad2:	45ab      	cmp	fp, r5
 8000ad4:	41ad      	sbcs	r5, r5
 8000ad6:	426b      	negs	r3, r5
 8000ad8:	040d      	lsls	r5, r1, #16
 8000ada:	9905      	ldr	r1, [sp, #20]
 8000adc:	0c2d      	lsrs	r5, r5, #16
 8000ade:	468c      	mov	ip, r1
 8000ae0:	197f      	adds	r7, r7, r5
 8000ae2:	4467      	add	r7, ip
 8000ae4:	18fd      	adds	r5, r7, r3
 8000ae6:	46a8      	mov	r8, r5
 8000ae8:	465d      	mov	r5, fp
 8000aea:	192d      	adds	r5, r5, r4
 8000aec:	42a5      	cmp	r5, r4
 8000aee:	41a4      	sbcs	r4, r4
 8000af0:	4693      	mov	fp, r2
 8000af2:	4264      	negs	r4, r4
 8000af4:	46a4      	mov	ip, r4
 8000af6:	44c3      	add	fp, r8
 8000af8:	44dc      	add	ip, fp
 8000afa:	428f      	cmp	r7, r1
 8000afc:	41bf      	sbcs	r7, r7
 8000afe:	4598      	cmp	r8, r3
 8000b00:	419b      	sbcs	r3, r3
 8000b02:	4593      	cmp	fp, r2
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	45a4      	cmp	ip, r4
 8000b08:	41a4      	sbcs	r4, r4
 8000b0a:	425b      	negs	r3, r3
 8000b0c:	427f      	negs	r7, r7
 8000b0e:	431f      	orrs	r7, r3
 8000b10:	0c36      	lsrs	r6, r6, #16
 8000b12:	4252      	negs	r2, r2
 8000b14:	4264      	negs	r4, r4
 8000b16:	19bf      	adds	r7, r7, r6
 8000b18:	4322      	orrs	r2, r4
 8000b1a:	18bf      	adds	r7, r7, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	1838      	adds	r0, r7, r0
 8000b20:	0243      	lsls	r3, r0, #9
 8000b22:	0dd2      	lsrs	r2, r2, #23
 8000b24:	9903      	ldr	r1, [sp, #12]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	026a      	lsls	r2, r5, #9
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	1e50      	subs	r0, r2, #1
 8000b2e:	4182      	sbcs	r2, r0
 8000b30:	4661      	mov	r1, ip
 8000b32:	0ded      	lsrs	r5, r5, #23
 8000b34:	432a      	orrs	r2, r5
 8000b36:	024e      	lsls	r6, r1, #9
 8000b38:	4332      	orrs	r2, r6
 8000b3a:	01d9      	lsls	r1, r3, #7
 8000b3c:	d400      	bmi.n	8000b40 <__aeabi_dmul+0x31c>
 8000b3e:	e0b3      	b.n	8000ca8 <__aeabi_dmul+0x484>
 8000b40:	2601      	movs	r6, #1
 8000b42:	0850      	lsrs	r0, r2, #1
 8000b44:	4032      	ands	r2, r6
 8000b46:	4302      	orrs	r2, r0
 8000b48:	07de      	lsls	r6, r3, #31
 8000b4a:	4332      	orrs	r2, r6
 8000b4c:	085b      	lsrs	r3, r3, #1
 8000b4e:	4c22      	ldr	r4, [pc, #136]	; (8000bd8 <__aeabi_dmul+0x3b4>)
 8000b50:	4454      	add	r4, sl
 8000b52:	2c00      	cmp	r4, #0
 8000b54:	dd62      	ble.n	8000c1c <__aeabi_dmul+0x3f8>
 8000b56:	0751      	lsls	r1, r2, #29
 8000b58:	d009      	beq.n	8000b6e <__aeabi_dmul+0x34a>
 8000b5a:	200f      	movs	r0, #15
 8000b5c:	4010      	ands	r0, r2
 8000b5e:	2804      	cmp	r0, #4
 8000b60:	d005      	beq.n	8000b6e <__aeabi_dmul+0x34a>
 8000b62:	1d10      	adds	r0, r2, #4
 8000b64:	4290      	cmp	r0, r2
 8000b66:	4192      	sbcs	r2, r2
 8000b68:	4252      	negs	r2, r2
 8000b6a:	189b      	adds	r3, r3, r2
 8000b6c:	0002      	movs	r2, r0
 8000b6e:	01d9      	lsls	r1, r3, #7
 8000b70:	d504      	bpl.n	8000b7c <__aeabi_dmul+0x358>
 8000b72:	2480      	movs	r4, #128	; 0x80
 8000b74:	4819      	ldr	r0, [pc, #100]	; (8000bdc <__aeabi_dmul+0x3b8>)
 8000b76:	00e4      	lsls	r4, r4, #3
 8000b78:	4003      	ands	r3, r0
 8000b7a:	4454      	add	r4, sl
 8000b7c:	4818      	ldr	r0, [pc, #96]	; (8000be0 <__aeabi_dmul+0x3bc>)
 8000b7e:	4284      	cmp	r4, r0
 8000b80:	dd00      	ble.n	8000b84 <__aeabi_dmul+0x360>
 8000b82:	e727      	b.n	80009d4 <__aeabi_dmul+0x1b0>
 8000b84:	075e      	lsls	r6, r3, #29
 8000b86:	025b      	lsls	r3, r3, #9
 8000b88:	08d2      	lsrs	r2, r2, #3
 8000b8a:	0b1f      	lsrs	r7, r3, #12
 8000b8c:	0563      	lsls	r3, r4, #21
 8000b8e:	4316      	orrs	r6, r2
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	e6b2      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000b94:	2300      	movs	r3, #0
 8000b96:	4699      	mov	r9, r3
 8000b98:	3301      	adds	r3, #1
 8000b9a:	2704      	movs	r7, #4
 8000b9c:	2600      	movs	r6, #0
 8000b9e:	469b      	mov	fp, r3
 8000ba0:	e664      	b.n	800086c <__aeabi_dmul+0x48>
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	9701      	str	r7, [sp, #4]
 8000ba6:	4681      	mov	r9, r0
 8000ba8:	270c      	movs	r7, #12
 8000baa:	469b      	mov	fp, r3
 8000bac:	e65e      	b.n	800086c <__aeabi_dmul+0x48>
 8000bae:	2201      	movs	r2, #1
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4317      	orrs	r7, r2
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	e676      	b.n	80008a6 <__aeabi_dmul+0x82>
 8000bb8:	2303      	movs	r3, #3
 8000bba:	2003      	movs	r0, #3
 8000bbc:	431f      	orrs	r7, r3
 8000bbe:	4643      	mov	r3, r8
 8000bc0:	e671      	b.n	80008a6 <__aeabi_dmul+0x82>
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	000007ff 	.word	0x000007ff
 8000bc8:	fffffc01 	.word	0xfffffc01
 8000bcc:	08003a8c 	.word	0x08003a8c
 8000bd0:	800fffff 	.word	0x800fffff
 8000bd4:	fffffc0d 	.word	0xfffffc0d
 8000bd8:	000003ff 	.word	0x000003ff
 8000bdc:	feffffff 	.word	0xfeffffff
 8000be0:	000007fe 	.word	0x000007fe
 8000be4:	2300      	movs	r3, #0
 8000be6:	2780      	movs	r7, #128	; 0x80
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	033f      	lsls	r7, r7, #12
 8000bec:	2600      	movs	r6, #0
 8000bee:	4b43      	ldr	r3, [pc, #268]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000bf0:	e683      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000bf2:	9b01      	ldr	r3, [sp, #4]
 8000bf4:	0032      	movs	r2, r6
 8000bf6:	46a4      	mov	ip, r4
 8000bf8:	4658      	mov	r0, fp
 8000bfa:	e670      	b.n	80008de <__aeabi_dmul+0xba>
 8000bfc:	46ac      	mov	ip, r5
 8000bfe:	e66e      	b.n	80008de <__aeabi_dmul+0xba>
 8000c00:	2780      	movs	r7, #128	; 0x80
 8000c02:	9901      	ldr	r1, [sp, #4]
 8000c04:	033f      	lsls	r7, r7, #12
 8000c06:	4239      	tst	r1, r7
 8000c08:	d02d      	beq.n	8000c66 <__aeabi_dmul+0x442>
 8000c0a:	423b      	tst	r3, r7
 8000c0c:	d12b      	bne.n	8000c66 <__aeabi_dmul+0x442>
 8000c0e:	431f      	orrs	r7, r3
 8000c10:	033f      	lsls	r7, r7, #12
 8000c12:	0b3f      	lsrs	r7, r7, #12
 8000c14:	9500      	str	r5, [sp, #0]
 8000c16:	0016      	movs	r6, r2
 8000c18:	4b38      	ldr	r3, [pc, #224]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000c1a:	e66e      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c1c:	2501      	movs	r5, #1
 8000c1e:	1b2d      	subs	r5, r5, r4
 8000c20:	2d38      	cmp	r5, #56	; 0x38
 8000c22:	dd00      	ble.n	8000c26 <__aeabi_dmul+0x402>
 8000c24:	e666      	b.n	80008f4 <__aeabi_dmul+0xd0>
 8000c26:	2d1f      	cmp	r5, #31
 8000c28:	dc40      	bgt.n	8000cac <__aeabi_dmul+0x488>
 8000c2a:	4835      	ldr	r0, [pc, #212]	; (8000d00 <__aeabi_dmul+0x4dc>)
 8000c2c:	001c      	movs	r4, r3
 8000c2e:	4450      	add	r0, sl
 8000c30:	0016      	movs	r6, r2
 8000c32:	4082      	lsls	r2, r0
 8000c34:	4084      	lsls	r4, r0
 8000c36:	40ee      	lsrs	r6, r5
 8000c38:	1e50      	subs	r0, r2, #1
 8000c3a:	4182      	sbcs	r2, r0
 8000c3c:	4334      	orrs	r4, r6
 8000c3e:	4314      	orrs	r4, r2
 8000c40:	40eb      	lsrs	r3, r5
 8000c42:	0762      	lsls	r2, r4, #29
 8000c44:	d009      	beq.n	8000c5a <__aeabi_dmul+0x436>
 8000c46:	220f      	movs	r2, #15
 8000c48:	4022      	ands	r2, r4
 8000c4a:	2a04      	cmp	r2, #4
 8000c4c:	d005      	beq.n	8000c5a <__aeabi_dmul+0x436>
 8000c4e:	0022      	movs	r2, r4
 8000c50:	1d14      	adds	r4, r2, #4
 8000c52:	4294      	cmp	r4, r2
 8000c54:	4180      	sbcs	r0, r0
 8000c56:	4240      	negs	r0, r0
 8000c58:	181b      	adds	r3, r3, r0
 8000c5a:	021a      	lsls	r2, r3, #8
 8000c5c:	d53e      	bpl.n	8000cdc <__aeabi_dmul+0x4b8>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	2700      	movs	r7, #0
 8000c62:	2600      	movs	r6, #0
 8000c64:	e649      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c66:	2780      	movs	r7, #128	; 0x80
 8000c68:	9b01      	ldr	r3, [sp, #4]
 8000c6a:	033f      	lsls	r7, r7, #12
 8000c6c:	431f      	orrs	r7, r3
 8000c6e:	033f      	lsls	r7, r7, #12
 8000c70:	0b3f      	lsrs	r7, r7, #12
 8000c72:	9400      	str	r4, [sp, #0]
 8000c74:	4b21      	ldr	r3, [pc, #132]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000c76:	e640      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c78:	0003      	movs	r3, r0
 8000c7a:	465a      	mov	r2, fp
 8000c7c:	3b28      	subs	r3, #40	; 0x28
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	2600      	movs	r6, #0
 8000c82:	9201      	str	r2, [sp, #4]
 8000c84:	e66d      	b.n	8000962 <__aeabi_dmul+0x13e>
 8000c86:	4658      	mov	r0, fp
 8000c88:	f000 f8fc 	bl	8000e84 <__clzsi2>
 8000c8c:	3020      	adds	r0, #32
 8000c8e:	e657      	b.n	8000940 <__aeabi_dmul+0x11c>
 8000c90:	0003      	movs	r3, r0
 8000c92:	4652      	mov	r2, sl
 8000c94:	3b28      	subs	r3, #40	; 0x28
 8000c96:	409a      	lsls	r2, r3
 8000c98:	0013      	movs	r3, r2
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	e693      	b.n	80009c6 <__aeabi_dmul+0x1a2>
 8000c9e:	4650      	mov	r0, sl
 8000ca0:	f000 f8f0 	bl	8000e84 <__clzsi2>
 8000ca4:	3020      	adds	r0, #32
 8000ca6:	e67b      	b.n	80009a0 <__aeabi_dmul+0x17c>
 8000ca8:	46ca      	mov	sl, r9
 8000caa:	e750      	b.n	8000b4e <__aeabi_dmul+0x32a>
 8000cac:	201f      	movs	r0, #31
 8000cae:	001e      	movs	r6, r3
 8000cb0:	4240      	negs	r0, r0
 8000cb2:	1b04      	subs	r4, r0, r4
 8000cb4:	40e6      	lsrs	r6, r4
 8000cb6:	2d20      	cmp	r5, #32
 8000cb8:	d003      	beq.n	8000cc2 <__aeabi_dmul+0x49e>
 8000cba:	4c12      	ldr	r4, [pc, #72]	; (8000d04 <__aeabi_dmul+0x4e0>)
 8000cbc:	4454      	add	r4, sl
 8000cbe:	40a3      	lsls	r3, r4
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	1e50      	subs	r0, r2, #1
 8000cc4:	4182      	sbcs	r2, r0
 8000cc6:	4332      	orrs	r2, r6
 8000cc8:	2607      	movs	r6, #7
 8000cca:	2700      	movs	r7, #0
 8000ccc:	4016      	ands	r6, r2
 8000cce:	d009      	beq.n	8000ce4 <__aeabi_dmul+0x4c0>
 8000cd0:	200f      	movs	r0, #15
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	4010      	ands	r0, r2
 8000cd6:	0014      	movs	r4, r2
 8000cd8:	2804      	cmp	r0, #4
 8000cda:	d1b9      	bne.n	8000c50 <__aeabi_dmul+0x42c>
 8000cdc:	0022      	movs	r2, r4
 8000cde:	075e      	lsls	r6, r3, #29
 8000ce0:	025b      	lsls	r3, r3, #9
 8000ce2:	0b1f      	lsrs	r7, r3, #12
 8000ce4:	08d2      	lsrs	r2, r2, #3
 8000ce6:	4316      	orrs	r6, r2
 8000ce8:	2300      	movs	r3, #0
 8000cea:	e606      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000cec:	2780      	movs	r7, #128	; 0x80
 8000cee:	033f      	lsls	r7, r7, #12
 8000cf0:	431f      	orrs	r7, r3
 8000cf2:	033f      	lsls	r7, r7, #12
 8000cf4:	0b3f      	lsrs	r7, r7, #12
 8000cf6:	0016      	movs	r6, r2
 8000cf8:	4b00      	ldr	r3, [pc, #0]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000cfa:	e5fe      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000cfc:	000007ff 	.word	0x000007ff
 8000d00:	0000041e 	.word	0x0000041e
 8000d04:	0000043e 	.word	0x0000043e

08000d08 <__aeabi_i2d>:
 8000d08:	b570      	push	{r4, r5, r6, lr}
 8000d0a:	2800      	cmp	r0, #0
 8000d0c:	d02d      	beq.n	8000d6a <__aeabi_i2d+0x62>
 8000d0e:	17c3      	asrs	r3, r0, #31
 8000d10:	18c5      	adds	r5, r0, r3
 8000d12:	405d      	eors	r5, r3
 8000d14:	0fc4      	lsrs	r4, r0, #31
 8000d16:	0028      	movs	r0, r5
 8000d18:	f000 f8b4 	bl	8000e84 <__clzsi2>
 8000d1c:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <__aeabi_i2d+0x6c>)
 8000d1e:	1a1b      	subs	r3, r3, r0
 8000d20:	055b      	lsls	r3, r3, #21
 8000d22:	0d5b      	lsrs	r3, r3, #21
 8000d24:	280a      	cmp	r0, #10
 8000d26:	dd15      	ble.n	8000d54 <__aeabi_i2d+0x4c>
 8000d28:	380b      	subs	r0, #11
 8000d2a:	4085      	lsls	r5, r0
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	032d      	lsls	r5, r5, #12
 8000d30:	0b2d      	lsrs	r5, r5, #12
 8000d32:	2100      	movs	r1, #0
 8000d34:	0010      	movs	r0, r2
 8000d36:	032d      	lsls	r5, r5, #12
 8000d38:	0d0a      	lsrs	r2, r1, #20
 8000d3a:	0b2d      	lsrs	r5, r5, #12
 8000d3c:	0512      	lsls	r2, r2, #20
 8000d3e:	432a      	orrs	r2, r5
 8000d40:	4d0d      	ldr	r5, [pc, #52]	; (8000d78 <__aeabi_i2d+0x70>)
 8000d42:	051b      	lsls	r3, r3, #20
 8000d44:	402a      	ands	r2, r5
 8000d46:	4313      	orrs	r3, r2
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	07e4      	lsls	r4, r4, #31
 8000d4c:	085b      	lsrs	r3, r3, #1
 8000d4e:	4323      	orrs	r3, r4
 8000d50:	0019      	movs	r1, r3
 8000d52:	bd70      	pop	{r4, r5, r6, pc}
 8000d54:	0002      	movs	r2, r0
 8000d56:	0029      	movs	r1, r5
 8000d58:	3215      	adds	r2, #21
 8000d5a:	4091      	lsls	r1, r2
 8000d5c:	000a      	movs	r2, r1
 8000d5e:	210b      	movs	r1, #11
 8000d60:	1a08      	subs	r0, r1, r0
 8000d62:	40c5      	lsrs	r5, r0
 8000d64:	032d      	lsls	r5, r5, #12
 8000d66:	0b2d      	lsrs	r5, r5, #12
 8000d68:	e7e3      	b.n	8000d32 <__aeabi_i2d+0x2a>
 8000d6a:	2400      	movs	r4, #0
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	2500      	movs	r5, #0
 8000d70:	2200      	movs	r2, #0
 8000d72:	e7de      	b.n	8000d32 <__aeabi_i2d+0x2a>
 8000d74:	0000041e 	.word	0x0000041e
 8000d78:	800fffff 	.word	0x800fffff

08000d7c <__aeabi_d2f>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	004c      	lsls	r4, r1, #1
 8000d80:	0d64      	lsrs	r4, r4, #21
 8000d82:	030b      	lsls	r3, r1, #12
 8000d84:	1c62      	adds	r2, r4, #1
 8000d86:	0a5b      	lsrs	r3, r3, #9
 8000d88:	0f46      	lsrs	r6, r0, #29
 8000d8a:	0552      	lsls	r2, r2, #21
 8000d8c:	0fc9      	lsrs	r1, r1, #31
 8000d8e:	431e      	orrs	r6, r3
 8000d90:	00c5      	lsls	r5, r0, #3
 8000d92:	0d52      	lsrs	r2, r2, #21
 8000d94:	2a01      	cmp	r2, #1
 8000d96:	dd29      	ble.n	8000dec <__aeabi_d2f+0x70>
 8000d98:	4b37      	ldr	r3, [pc, #220]	; (8000e78 <__aeabi_d2f+0xfc>)
 8000d9a:	18e7      	adds	r7, r4, r3
 8000d9c:	2ffe      	cmp	r7, #254	; 0xfe
 8000d9e:	dc1c      	bgt.n	8000dda <__aeabi_d2f+0x5e>
 8000da0:	2f00      	cmp	r7, #0
 8000da2:	dd3b      	ble.n	8000e1c <__aeabi_d2f+0xa0>
 8000da4:	0180      	lsls	r0, r0, #6
 8000da6:	1e43      	subs	r3, r0, #1
 8000da8:	4198      	sbcs	r0, r3
 8000daa:	2207      	movs	r2, #7
 8000dac:	00f3      	lsls	r3, r6, #3
 8000dae:	0f6d      	lsrs	r5, r5, #29
 8000db0:	4303      	orrs	r3, r0
 8000db2:	432b      	orrs	r3, r5
 8000db4:	401a      	ands	r2, r3
 8000db6:	2a00      	cmp	r2, #0
 8000db8:	d004      	beq.n	8000dc4 <__aeabi_d2f+0x48>
 8000dba:	220f      	movs	r2, #15
 8000dbc:	401a      	ands	r2, r3
 8000dbe:	2a04      	cmp	r2, #4
 8000dc0:	d000      	beq.n	8000dc4 <__aeabi_d2f+0x48>
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	04d2      	lsls	r2, r2, #19
 8000dc8:	401a      	ands	r2, r3
 8000dca:	d024      	beq.n	8000e16 <__aeabi_d2f+0x9a>
 8000dcc:	3701      	adds	r7, #1
 8000dce:	b2fa      	uxtb	r2, r7
 8000dd0:	2fff      	cmp	r7, #255	; 0xff
 8000dd2:	d002      	beq.n	8000dda <__aeabi_d2f+0x5e>
 8000dd4:	019b      	lsls	r3, r3, #6
 8000dd6:	0a58      	lsrs	r0, r3, #9
 8000dd8:	e001      	b.n	8000dde <__aeabi_d2f+0x62>
 8000dda:	22ff      	movs	r2, #255	; 0xff
 8000ddc:	2000      	movs	r0, #0
 8000dde:	0240      	lsls	r0, r0, #9
 8000de0:	05d2      	lsls	r2, r2, #23
 8000de2:	0a40      	lsrs	r0, r0, #9
 8000de4:	07c9      	lsls	r1, r1, #31
 8000de6:	4310      	orrs	r0, r2
 8000de8:	4308      	orrs	r0, r1
 8000dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dec:	4335      	orrs	r5, r6
 8000dee:	2c00      	cmp	r4, #0
 8000df0:	d104      	bne.n	8000dfc <__aeabi_d2f+0x80>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d10a      	bne.n	8000e0c <__aeabi_d2f+0x90>
 8000df6:	2200      	movs	r2, #0
 8000df8:	2000      	movs	r0, #0
 8000dfa:	e7f0      	b.n	8000dde <__aeabi_d2f+0x62>
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0ec      	beq.n	8000dda <__aeabi_d2f+0x5e>
 8000e00:	2080      	movs	r0, #128	; 0x80
 8000e02:	03c0      	lsls	r0, r0, #15
 8000e04:	4330      	orrs	r0, r6
 8000e06:	22ff      	movs	r2, #255	; 0xff
 8000e08:	e7e9      	b.n	8000dde <__aeabi_d2f+0x62>
 8000e0a:	2400      	movs	r4, #0
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	025b      	lsls	r3, r3, #9
 8000e10:	0a58      	lsrs	r0, r3, #9
 8000e12:	b2e2      	uxtb	r2, r4
 8000e14:	e7e3      	b.n	8000dde <__aeabi_d2f+0x62>
 8000e16:	08db      	lsrs	r3, r3, #3
 8000e18:	003c      	movs	r4, r7
 8000e1a:	e7f8      	b.n	8000e0e <__aeabi_d2f+0x92>
 8000e1c:	003b      	movs	r3, r7
 8000e1e:	3317      	adds	r3, #23
 8000e20:	dbf3      	blt.n	8000e0a <__aeabi_d2f+0x8e>
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	041b      	lsls	r3, r3, #16
 8000e26:	4333      	orrs	r3, r6
 8000e28:	261e      	movs	r6, #30
 8000e2a:	1bf6      	subs	r6, r6, r7
 8000e2c:	2e1f      	cmp	r6, #31
 8000e2e:	dd14      	ble.n	8000e5a <__aeabi_d2f+0xde>
 8000e30:	2202      	movs	r2, #2
 8000e32:	4252      	negs	r2, r2
 8000e34:	1bd7      	subs	r7, r2, r7
 8000e36:	001a      	movs	r2, r3
 8000e38:	40fa      	lsrs	r2, r7
 8000e3a:	0017      	movs	r7, r2
 8000e3c:	2e20      	cmp	r6, #32
 8000e3e:	d004      	beq.n	8000e4a <__aeabi_d2f+0xce>
 8000e40:	4a0e      	ldr	r2, [pc, #56]	; (8000e7c <__aeabi_d2f+0x100>)
 8000e42:	4694      	mov	ip, r2
 8000e44:	4464      	add	r4, ip
 8000e46:	40a3      	lsls	r3, r4
 8000e48:	431d      	orrs	r5, r3
 8000e4a:	002b      	movs	r3, r5
 8000e4c:	1e5d      	subs	r5, r3, #1
 8000e4e:	41ab      	sbcs	r3, r5
 8000e50:	2207      	movs	r2, #7
 8000e52:	433b      	orrs	r3, r7
 8000e54:	401a      	ands	r2, r3
 8000e56:	2700      	movs	r7, #0
 8000e58:	e7ad      	b.n	8000db6 <__aeabi_d2f+0x3a>
 8000e5a:	4a09      	ldr	r2, [pc, #36]	; (8000e80 <__aeabi_d2f+0x104>)
 8000e5c:	0028      	movs	r0, r5
 8000e5e:	18a2      	adds	r2, r4, r2
 8000e60:	4095      	lsls	r5, r2
 8000e62:	4093      	lsls	r3, r2
 8000e64:	1e6c      	subs	r4, r5, #1
 8000e66:	41a5      	sbcs	r5, r4
 8000e68:	40f0      	lsrs	r0, r6
 8000e6a:	2207      	movs	r2, #7
 8000e6c:	432b      	orrs	r3, r5
 8000e6e:	4303      	orrs	r3, r0
 8000e70:	401a      	ands	r2, r3
 8000e72:	2700      	movs	r7, #0
 8000e74:	e79f      	b.n	8000db6 <__aeabi_d2f+0x3a>
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	fffffc80 	.word	0xfffffc80
 8000e7c:	fffffca2 	.word	0xfffffca2
 8000e80:	fffffc82 	.word	0xfffffc82

08000e84 <__clzsi2>:
 8000e84:	211c      	movs	r1, #28
 8000e86:	2301      	movs	r3, #1
 8000e88:	041b      	lsls	r3, r3, #16
 8000e8a:	4298      	cmp	r0, r3
 8000e8c:	d301      	bcc.n	8000e92 <__clzsi2+0xe>
 8000e8e:	0c00      	lsrs	r0, r0, #16
 8000e90:	3910      	subs	r1, #16
 8000e92:	0a1b      	lsrs	r3, r3, #8
 8000e94:	4298      	cmp	r0, r3
 8000e96:	d301      	bcc.n	8000e9c <__clzsi2+0x18>
 8000e98:	0a00      	lsrs	r0, r0, #8
 8000e9a:	3908      	subs	r1, #8
 8000e9c:	091b      	lsrs	r3, r3, #4
 8000e9e:	4298      	cmp	r0, r3
 8000ea0:	d301      	bcc.n	8000ea6 <__clzsi2+0x22>
 8000ea2:	0900      	lsrs	r0, r0, #4
 8000ea4:	3904      	subs	r1, #4
 8000ea6:	a202      	add	r2, pc, #8	; (adr r2, 8000eb0 <__clzsi2+0x2c>)
 8000ea8:	5c10      	ldrb	r0, [r2, r0]
 8000eaa:	1840      	adds	r0, r0, r1
 8000eac:	4770      	bx	lr
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	02020304 	.word	0x02020304
 8000eb4:	01010101 	.word	0x01010101
	...

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec4:	f000 fb64 	bl	8001590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec8:	f000 f80a 	bl	8000ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ecc:	f000 f916 	bl	80010fc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ed0:	f000 f868 	bl	8000fa4 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000ed4:	f000 f89e 	bl	8001014 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000ed8:	f000 f856 	bl	8000f88 <MX_NVIC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <main+0x1c>
	...

08000ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b095      	sub	sp, #84	; 0x54
 8000ee4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee6:	2418      	movs	r4, #24
 8000ee8:	193b      	adds	r3, r7, r4
 8000eea:	0018      	movs	r0, r3
 8000eec:	2338      	movs	r3, #56	; 0x38
 8000eee:	001a      	movs	r2, r3
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	f002 fd97 	bl	8003a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	0018      	movs	r0, r3
 8000efa:	2314      	movs	r3, #20
 8000efc:	001a      	movs	r2, r3
 8000efe:	2100      	movs	r1, #0
 8000f00:	f002 fd90 	bl	8003a24 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f04:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <SystemClock_Config+0xa0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1e      	ldr	r2, [pc, #120]	; (8000f84 <SystemClock_Config+0xa4>)
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <SystemClock_Config+0xa0>)
 8000f0e:	2180      	movs	r1, #128	; 0x80
 8000f10:	0109      	lsls	r1, r1, #4
 8000f12:	430a      	orrs	r2, r1
 8000f14:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f16:	0021      	movs	r1, r4
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2210      	movs	r2, #16
 8000f1c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2201      	movs	r2, #1
 8000f22:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	22a0      	movs	r2, #160	; 0xa0
 8000f2e:	0212      	lsls	r2, r2, #8
 8000f30:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	2200      	movs	r2, #0
 8000f36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 fe04 	bl	8001b48 <HAL_RCC_OscConfig>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000f44:	f000 f99c 	bl	8001280 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	220f      	movs	r2, #15
 8000f4c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2100      	movs	r1, #0
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f001 f9bc 	bl	80022e8 <HAL_RCC_ClockConfig>
 8000f70:	1e03      	subs	r3, r0, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f74:	f000 f984 	bl	8001280 <Error_Handler>
  }
}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b015      	add	sp, #84	; 0x54
 8000f7e:	bd90      	pop	{r4, r7, pc}
 8000f80:	40007000 	.word	0x40007000
 8000f84:	ffffe7ff 	.word	0xffffe7ff

08000f88 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2101      	movs	r1, #1
 8000f90:	200f      	movs	r0, #15
 8000f92:	f000 fbf9 	bl	8001788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f96:	200f      	movs	r0, #15
 8000f98:	f000 fc0b 	bl	80017b2 <HAL_NVIC_EnableIRQ>
}
 8000f9c:	46c0      	nop			; (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_SPI1_Init+0x68>)
 8000faa:	4a19      	ldr	r2, [pc, #100]	; (8001010 <MX_SPI1_Init+0x6c>)
 8000fac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <MX_SPI1_Init+0x68>)
 8000fb0:	2282      	movs	r2, #130	; 0x82
 8000fb2:	0052      	lsls	r2, r2, #1
 8000fb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_SPI1_Init+0x68>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <MX_SPI1_Init+0x68>)
 8000fbe:	2280      	movs	r2, #128	; 0x80
 8000fc0:	0112      	lsls	r2, r2, #4
 8000fc2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_SPI1_Init+0x68>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <MX_SPI1_Init+0x68>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_SPI1_Init+0x68>)
 8000fd2:	2280      	movs	r2, #128	; 0x80
 8000fd4:	02d2      	lsls	r2, r2, #11
 8000fd6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_SPI1_Init+0x68>)
 8000fda:	2230      	movs	r2, #48	; 0x30
 8000fdc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <MX_SPI1_Init+0x68>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_SPI1_Init+0x68>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <MX_SPI1_Init+0x68>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_SPI1_Init+0x68>)
 8000ff2:	2207      	movs	r2, #7
 8000ff4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff6:	4b05      	ldr	r3, [pc, #20]	; (800100c <MX_SPI1_Init+0x68>)
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f001 fb23 	bl	8002644 <HAL_SPI_Init>
 8000ffe:	1e03      	subs	r3, r0, #0
 8001000:	d001      	beq.n	8001006 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001002:	f000 f93d 	bl	8001280 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000020 	.word	0x20000020
 8001010:	40013000 	.word	0x40013000

08001014 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08c      	sub	sp, #48	; 0x30
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101a:	2320      	movs	r3, #32
 800101c:	18fb      	adds	r3, r7, r3
 800101e:	0018      	movs	r0, r3
 8001020:	2310      	movs	r3, #16
 8001022:	001a      	movs	r2, r3
 8001024:	2100      	movs	r1, #0
 8001026:	f002 fcfd 	bl	8003a24 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800102a:	230c      	movs	r3, #12
 800102c:	18fb      	adds	r3, r7, r3
 800102e:	0018      	movs	r0, r3
 8001030:	2314      	movs	r3, #20
 8001032:	001a      	movs	r2, r3
 8001034:	2100      	movs	r1, #0
 8001036:	f002 fcf5 	bl	8003a24 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	0018      	movs	r0, r3
 800103e:	2308      	movs	r3, #8
 8001040:	001a      	movs	r2, r3
 8001042:	2100      	movs	r1, #0
 8001044:	f002 fcee 	bl	8003a24 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001048:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <MX_TIM2_Init+0xdc>)
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	05d2      	lsls	r2, r2, #23
 800104e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7000;
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <MX_TIM2_Init+0xdc>)
 8001052:	4a28      	ldr	r2, [pc, #160]	; (80010f4 <MX_TIM2_Init+0xe0>)
 8001054:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001056:	4b26      	ldr	r3, [pc, #152]	; (80010f0 <MX_TIM2_Init+0xdc>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000;
 800105c:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <MX_TIM2_Init+0xdc>)
 800105e:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <MX_TIM2_Init+0xe4>)
 8001060:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001062:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <MX_TIM2_Init+0xdc>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001068:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <MX_TIM2_Init+0xdc>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800106e:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <MX_TIM2_Init+0xdc>)
 8001070:	0018      	movs	r0, r3
 8001072:	f002 f890 	bl	8003196 <HAL_TIM_Base_Init>
 8001076:	1e03      	subs	r3, r0, #0
 8001078:	d001      	beq.n	800107e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800107a:	f000 f901 	bl	8001280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107e:	2120      	movs	r1, #32
 8001080:	187b      	adds	r3, r7, r1
 8001082:	2280      	movs	r2, #128	; 0x80
 8001084:	0152      	lsls	r2, r2, #5
 8001086:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001088:	187a      	adds	r2, r7, r1
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <MX_TIM2_Init+0xdc>)
 800108c:	0011      	movs	r1, r2
 800108e:	0018      	movs	r0, r3
 8001090:	f002 f9b8 	bl	8003404 <HAL_TIM_ConfigClockSource>
 8001094:	1e03      	subs	r3, r0, #0
 8001096:	d001      	beq.n	800109c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001098:	f000 f8f2 	bl	8001280 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800109c:	210c      	movs	r1, #12
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80010aa:	187a      	adds	r2, r7, r1
 80010ac:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <MX_TIM2_Init+0xdc>)
 80010ae:	0011      	movs	r1, r2
 80010b0:	0018      	movs	r0, r3
 80010b2:	f002 fa65 	bl	8003580 <HAL_TIM_SlaveConfigSynchro>
 80010b6:	1e03      	subs	r3, r0, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 80010ba:	f000 f8e1 	bl	8001280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2200      	movs	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010ca:	1d3a      	adds	r2, r7, #4
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <MX_TIM2_Init+0xdc>)
 80010ce:	0011      	movs	r1, r2
 80010d0:	0018      	movs	r0, r3
 80010d2:	f002 fc3f 	bl	8003954 <HAL_TIMEx_MasterConfigSynchronization>
 80010d6:	1e03      	subs	r3, r0, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80010da:	f000 f8d1 	bl	8001280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010de:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <MX_TIM2_Init+0xdc>)
 80010e0:	0018      	movs	r0, r3
 80010e2:	f002 f884 	bl	80031ee <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b00c      	add	sp, #48	; 0x30
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	20000078 	.word	0x20000078
 80010f4:	00001b58 	.word	0x00001b58
 80010f8:	00000bb8 	.word	0x00000bb8

080010fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b08b      	sub	sp, #44	; 0x2c
 8001100:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001102:	2414      	movs	r4, #20
 8001104:	193b      	adds	r3, r7, r4
 8001106:	0018      	movs	r0, r3
 8001108:	2314      	movs	r3, #20
 800110a:	001a      	movs	r2, r3
 800110c:	2100      	movs	r1, #0
 800110e:	f002 fc89 	bl	8003a24 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001112:	4b56      	ldr	r3, [pc, #344]	; (800126c <MX_GPIO_Init+0x170>)
 8001114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001116:	4b55      	ldr	r3, [pc, #340]	; (800126c <MX_GPIO_Init+0x170>)
 8001118:	2104      	movs	r1, #4
 800111a:	430a      	orrs	r2, r1
 800111c:	62da      	str	r2, [r3, #44]	; 0x2c
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <MX_GPIO_Init+0x170>)
 8001120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001122:	2204      	movs	r2, #4
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <MX_GPIO_Init+0x170>)
 800112c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800112e:	4b4f      	ldr	r3, [pc, #316]	; (800126c <MX_GPIO_Init+0x170>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	430a      	orrs	r2, r1
 8001134:	62da      	str	r2, [r3, #44]	; 0x2c
 8001136:	4b4d      	ldr	r3, [pc, #308]	; (800126c <MX_GPIO_Init+0x170>)
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	2280      	movs	r2, #128	; 0x80
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	4b4a      	ldr	r3, [pc, #296]	; (800126c <MX_GPIO_Init+0x170>)
 8001144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001146:	4b49      	ldr	r3, [pc, #292]	; (800126c <MX_GPIO_Init+0x170>)
 8001148:	2101      	movs	r1, #1
 800114a:	430a      	orrs	r2, r1
 800114c:	62da      	str	r2, [r3, #44]	; 0x2c
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <MX_GPIO_Init+0x170>)
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	2201      	movs	r2, #1
 8001154:	4013      	ands	r3, r2
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <MX_GPIO_Init+0x170>)
 800115c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800115e:	4b43      	ldr	r3, [pc, #268]	; (800126c <MX_GPIO_Init+0x170>)
 8001160:	2102      	movs	r1, #2
 8001162:	430a      	orrs	r2, r1
 8001164:	62da      	str	r2, [r3, #44]	; 0x2c
 8001166:	4b41      	ldr	r3, [pc, #260]	; (800126c <MX_GPIO_Init+0x170>)
 8001168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800116a:	2202      	movs	r2, #2
 800116c:	4013      	ands	r3, r2
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(User_LED_GPIO_Port, User_LED_Pin, GPIO_PIN_RESET);
 8001172:	23a0      	movs	r3, #160	; 0xa0
 8001174:	05db      	lsls	r3, r3, #23
 8001176:	2200      	movs	r2, #0
 8001178:	2120      	movs	r1, #32
 800117a:	0018      	movs	r0, r3
 800117c:	f000 fcb4 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS0_GPIO_Port, SS0_Pin, GPIO_PIN_SET);
 8001180:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <MX_GPIO_Init+0x174>)
 8001182:	2201      	movs	r2, #1
 8001184:	2110      	movs	r1, #16
 8001186:	0018      	movs	r0, r3
 8001188:	f000 fcae 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS1_GPIO_Port, SS1_Pin, GPIO_PIN_RESET);
 800118c:	4b38      	ldr	r3, [pc, #224]	; (8001270 <MX_GPIO_Init+0x174>)
 800118e:	2200      	movs	r2, #0
 8001190:	2120      	movs	r1, #32
 8001192:	0018      	movs	r0, r3
 8001194:	f000 fca8 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SS2_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 8001198:	4936      	ldr	r1, [pc, #216]	; (8001274 <MX_GPIO_Init+0x178>)
 800119a:	4b37      	ldr	r3, [pc, #220]	; (8001278 <MX_GPIO_Init+0x17c>)
 800119c:	2200      	movs	r2, #0
 800119e:	0018      	movs	r0, r3
 80011a0:	f000 fca2 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011a4:	193b      	adds	r3, r7, r4
 80011a6:	2280      	movs	r2, #128	; 0x80
 80011a8:	0192      	lsls	r2, r2, #6
 80011aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011ac:	193b      	adds	r3, r7, r4
 80011ae:	4a33      	ldr	r2, [pc, #204]	; (800127c <MX_GPIO_Init+0x180>)
 80011b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	193b      	adds	r3, r7, r4
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	4a2d      	ldr	r2, [pc, #180]	; (8001270 <MX_GPIO_Init+0x174>)
 80011bc:	0019      	movs	r1, r3
 80011be:	0010      	movs	r0, r2
 80011c0:	f000 fb14 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011c4:	193b      	adds	r3, r7, r4
 80011c6:	220c      	movs	r2, #12
 80011c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ca:	193b      	adds	r3, r7, r4
 80011cc:	2202      	movs	r2, #2
 80011ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	193b      	adds	r3, r7, r4
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	2203      	movs	r2, #3
 80011da:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80011dc:	193b      	adds	r3, r7, r4
 80011de:	2204      	movs	r2, #4
 80011e0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	193a      	adds	r2, r7, r4
 80011e4:	23a0      	movs	r3, #160	; 0xa0
 80011e6:	05db      	lsls	r3, r3, #23
 80011e8:	0011      	movs	r1, r2
 80011ea:	0018      	movs	r0, r3
 80011ec:	f000 fafe 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pin : User_LED_Pin */
  GPIO_InitStruct.Pin = User_LED_Pin;
 80011f0:	193b      	adds	r3, r7, r4
 80011f2:	2220      	movs	r2, #32
 80011f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	193b      	adds	r3, r7, r4
 80011f8:	2201      	movs	r2, #1
 80011fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	193b      	adds	r3, r7, r4
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	193b      	adds	r3, r7, r4
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8001208:	193a      	adds	r2, r7, r4
 800120a:	23a0      	movs	r3, #160	; 0xa0
 800120c:	05db      	lsls	r3, r3, #23
 800120e:	0011      	movs	r1, r2
 8001210:	0018      	movs	r0, r3
 8001212:	f000 faeb 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SS0_Pin SS1_Pin */
  GPIO_InitStruct.Pin = SS0_Pin|SS1_Pin;
 8001216:	0021      	movs	r1, r4
 8001218:	187b      	adds	r3, r7, r1
 800121a:	2230      	movs	r2, #48	; 0x30
 800121c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	187b      	adds	r3, r7, r1
 8001220:	2201      	movs	r2, #1
 8001222:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001230:	000c      	movs	r4, r1
 8001232:	187b      	adds	r3, r7, r1
 8001234:	4a0e      	ldr	r2, [pc, #56]	; (8001270 <MX_GPIO_Init+0x174>)
 8001236:	0019      	movs	r1, r3
 8001238:	0010      	movs	r0, r2
 800123a:	f000 fad7 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin PB13 */
  GPIO_InitStruct.Pin = SS2_Pin|GPIO_PIN_13;
 800123e:	0021      	movs	r1, r4
 8001240:	187b      	adds	r3, r7, r1
 8001242:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <MX_GPIO_Init+0x178>)
 8001244:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001246:	187b      	adds	r3, r7, r1
 8001248:	2201      	movs	r2, #1
 800124a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	187b      	adds	r3, r7, r1
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	187b      	adds	r3, r7, r1
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	187b      	adds	r3, r7, r1
 800125a:	4a07      	ldr	r2, [pc, #28]	; (8001278 <MX_GPIO_Init+0x17c>)
 800125c:	0019      	movs	r1, r3
 800125e:	0010      	movs	r0, r2
 8001260:	f000 fac4 	bl	80017ec <HAL_GPIO_Init>

}
 8001264:	46c0      	nop			; (mov r8, r8)
 8001266:	46bd      	mov	sp, r7
 8001268:	b00b      	add	sp, #44	; 0x2c
 800126a:	bd90      	pop	{r4, r7, pc}
 800126c:	40021000 	.word	0x40021000
 8001270:	50000800 	.word	0x50000800
 8001274:	00002001 	.word	0x00002001
 8001278:	50000400 	.word	0x50000400
 800127c:	10210000 	.word	0x10210000

08001280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001290:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <HAL_MspInit+0x24>)
 8001292:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_MspInit+0x24>)
 8001296:	2101      	movs	r1, #1
 8001298:	430a      	orrs	r2, r1
 800129a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800129c:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <HAL_MspInit+0x24>)
 800129e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <HAL_MspInit+0x24>)
 80012a2:	2180      	movs	r1, #128	; 0x80
 80012a4:	0549      	lsls	r1, r1, #21
 80012a6:	430a      	orrs	r2, r1
 80012a8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40021000 	.word	0x40021000

080012b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b08b      	sub	sp, #44	; 0x2c
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	2314      	movs	r3, #20
 80012be:	18fb      	adds	r3, r7, r3
 80012c0:	0018      	movs	r0, r3
 80012c2:	2314      	movs	r3, #20
 80012c4:	001a      	movs	r2, r3
 80012c6:	2100      	movs	r1, #0
 80012c8:	f002 fbac 	bl	8003a24 <memset>
  if(hspi->Instance==SPI1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a29      	ldr	r2, [pc, #164]	; (8001378 <HAL_SPI_MspInit+0xc4>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d14b      	bne.n	800136e <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012da:	4b28      	ldr	r3, [pc, #160]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	0149      	lsls	r1, r1, #5
 80012e0:	430a      	orrs	r2, r1
 80012e2:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e4:	4b25      	ldr	r3, [pc, #148]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012e8:	4b24      	ldr	r3, [pc, #144]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012ea:	2101      	movs	r1, #1
 80012ec:	430a      	orrs	r2, r1
 80012ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f4:	2201      	movs	r2, #1
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fc:	4b1f      	ldr	r3, [pc, #124]	; (800137c <HAL_SPI_MspInit+0xc8>)
 80012fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001300:	4b1e      	ldr	r3, [pc, #120]	; (800137c <HAL_SPI_MspInit+0xc8>)
 8001302:	2102      	movs	r1, #2
 8001304:	430a      	orrs	r2, r1
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
 8001308:	4b1c      	ldr	r3, [pc, #112]	; (800137c <HAL_SPI_MspInit+0xc8>)
 800130a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130c:	2202      	movs	r2, #2
 800130e:	4013      	ands	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001314:	2414      	movs	r4, #20
 8001316:	193b      	adds	r3, r7, r4
 8001318:	22d0      	movs	r2, #208	; 0xd0
 800131a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	193b      	adds	r3, r7, r4
 800131e:	2202      	movs	r2, #2
 8001320:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	193b      	adds	r3, r7, r4
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	193b      	adds	r3, r7, r4
 800132a:	2203      	movs	r2, #3
 800132c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800132e:	193b      	adds	r3, r7, r4
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	193a      	adds	r2, r7, r4
 8001336:	23a0      	movs	r3, #160	; 0xa0
 8001338:	05db      	lsls	r3, r3, #23
 800133a:	0011      	movs	r1, r2
 800133c:	0018      	movs	r0, r3
 800133e:	f000 fa55 	bl	80017ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8001342:	0021      	movs	r1, r4
 8001344:	187b      	adds	r3, r7, r1
 8001346:	2208      	movs	r2, #8
 8001348:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	187b      	adds	r3, r7, r1
 800134c:	2202      	movs	r2, #2
 800134e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	2203      	movs	r2, #3
 800135a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800135c:	187b      	adds	r3, r7, r1
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8001362:	187b      	adds	r3, r7, r1
 8001364:	4a06      	ldr	r2, [pc, #24]	; (8001380 <HAL_SPI_MspInit+0xcc>)
 8001366:	0019      	movs	r1, r3
 8001368:	0010      	movs	r0, r2
 800136a:	f000 fa3f 	bl	80017ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	46bd      	mov	sp, r7
 8001372:	b00b      	add	sp, #44	; 0x2c
 8001374:	bd90      	pop	{r4, r7, pc}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	40013000 	.word	0x40013000
 800137c:	40021000 	.word	0x40021000
 8001380:	50000400 	.word	0x50000400

08001384 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	05db      	lsls	r3, r3, #23
 8001394:	429a      	cmp	r2, r3
 8001396:	d105      	bne.n	80013a4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001398:	4b04      	ldr	r3, [pc, #16]	; (80013ac <HAL_TIM_Base_MspInit+0x28>)
 800139a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_TIM_Base_MspInit+0x28>)
 800139e:	2101      	movs	r1, #1
 80013a0:	430a      	orrs	r2, r1
 80013a2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013a4:	46c0      	nop			; (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b002      	add	sp, #8
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000

080013b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80013b4:	46c0      	nop			; (mov r8, r8)
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <HardFault_Handler+0x4>

080013c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80013c4:	46c0      	nop			; (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  uint16_t wind_speed = 0;
 80013e6:	1dbb      	adds	r3, r7, #6
 80013e8:	2200      	movs	r2, #0
 80013ea:	801a      	strh	r2, [r3, #0]
  uint16_t adc_ch_select = (uint16_t)(ADC_DIN_CH0);
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2203      	movs	r2, #3
 80013f0:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013f2:	4b2d      	ldr	r3, [pc, #180]	; (80014a8 <TIM2_IRQHandler+0xc8>)
 80013f4:	0018      	movs	r0, r3
 80013f6:	f001 ff1c 	bl	8003232 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  int timeout = 500;
 80013fa:	23fa      	movs	r3, #250	; 0xfa
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
  /* Toggle LED to signify interrupt */
  HAL_GPIO_TogglePin(User_LED_GPIO_Port, User_LED_Pin);
 8001400:	23a0      	movs	r3, #160	; 0xa0
 8001402:	05db      	lsls	r3, r3, #23
 8001404:	2120      	movs	r1, #32
 8001406:	0018      	movs	r0, r3
 8001408:	f000 fb8b 	bl	8001b22 <HAL_GPIO_TogglePin>

  /* Toggle SS0 Pin (CS) Low to select wind sensor */
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <TIM2_IRQHandler+0xcc>)
 800140e:	2110      	movs	r1, #16
 8001410:	0018      	movs	r0, r3
 8001412:	f000 fb86 	bl	8001b22 <HAL_GPIO_TogglePin>
  /* Send to DIN CH0 Select */
  HAL_SPI_Transmit(&hspi1, &adc_ch_select, sizeof(adc_ch_select), timeout);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	1d39      	adds	r1, r7, #4
 800141a:	4825      	ldr	r0, [pc, #148]	; (80014b0 <TIM2_IRQHandler+0xd0>)
 800141c:	2202      	movs	r2, #2
 800141e:	f001 f97b 	bl	8002718 <HAL_SPI_Transmit>
  /* Read from Dout of ADC */
  HAL_SPI_Receive(&hspi1, &wind_speed, sizeof(wind_speed), timeout);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	1db9      	adds	r1, r7, #6
 8001426:	4822      	ldr	r0, [pc, #136]	; (80014b0 <TIM2_IRQHandler+0xd0>)
 8001428:	2202      	movs	r2, #2
 800142a:	f001 fac3 	bl	80029b4 <HAL_SPI_Receive>
  // TODO: Read from Sensor
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 800142e:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <TIM2_IRQHandler+0xcc>)
 8001430:	2110      	movs	r1, #16
 8001432:	0018      	movs	r0, r3
 8001434:	f000 fb75 	bl	8001b22 <HAL_GPIO_TogglePin>
  /* Toggle SS0 High (CS) to un-select sensor */

  /* Calculate Wind Sensor Voltage */
  wind_speed = wind_speed >> 6;
 8001438:	1dbb      	adds	r3, r7, #6
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	099b      	lsrs	r3, r3, #6
 800143e:	b29a      	uxth	r2, r3
 8001440:	1dbb      	adds	r3, r7, #6
 8001442:	801a      	strh	r2, [r3, #0]
  float wind_speed_vin = 5.0 * wind_speed / 1024;
 8001444:	1dbb      	adds	r3, r7, #6
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	0018      	movs	r0, r3
 800144a:	f7ff fc5d 	bl	8000d08 <__aeabi_i2d>
 800144e:	2200      	movs	r2, #0
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <TIM2_IRQHandler+0xd4>)
 8001452:	f7ff f9e7 	bl	8000824 <__aeabi_dmul>
 8001456:	0003      	movs	r3, r0
 8001458:	000c      	movs	r4, r1
 800145a:	0018      	movs	r0, r3
 800145c:	0021      	movs	r1, r4
 800145e:	2200      	movs	r2, #0
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <TIM2_IRQHandler+0xd8>)
 8001462:	f7fe fedd 	bl	8000220 <__aeabi_ddiv>
 8001466:	0003      	movs	r3, r0
 8001468:	000c      	movs	r4, r1
 800146a:	0018      	movs	r0, r3
 800146c:	0021      	movs	r1, r4
 800146e:	f7ff fc85 	bl	8000d7c <__aeabi_d2f>
 8001472:	1c03      	adds	r3, r0, #0
 8001474:	60bb      	str	r3, [r7, #8]

  /* Toggle SS1 Pin Low to select sensor */
  HAL_GPIO_TogglePin(SS1_GPIO_Port, SS1_Pin);
 8001476:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <TIM2_IRQHandler+0xcc>)
 8001478:	2120      	movs	r1, #32
 800147a:	0018      	movs	r0, r3
 800147c:	f000 fb51 	bl	8001b22 <HAL_GPIO_TogglePin>
  // TODO: Read from Sensor
  HAL_GPIO_TogglePin(SS1_GPIO_Port, SS1_Pin);
 8001480:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <TIM2_IRQHandler+0xcc>)
 8001482:	2120      	movs	r1, #32
 8001484:	0018      	movs	r0, r3
 8001486:	f000 fb4c 	bl	8001b22 <HAL_GPIO_TogglePin>
  /* Toggle SS1 High to un-select sensor */

  /* Toggle SS2 Pin Low to select sensor */
  HAL_GPIO_TogglePin(SS2_GPIO_Port, SS2_Pin);
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <TIM2_IRQHandler+0xdc>)
 800148c:	2101      	movs	r1, #1
 800148e:	0018      	movs	r0, r3
 8001490:	f000 fb47 	bl	8001b22 <HAL_GPIO_TogglePin>
  // TODO: Read from Sensor
  HAL_GPIO_TogglePin(SS2_GPIO_Port, SS2_Pin);
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <TIM2_IRQHandler+0xdc>)
 8001496:	2101      	movs	r1, #1
 8001498:	0018      	movs	r0, r3
 800149a:	f000 fb42 	bl	8001b22 <HAL_GPIO_TogglePin>
  /* Toggle SS2 High to un-select sensor */
  /* USER CODE END TIM2_IRQn 1 */
}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b005      	add	sp, #20
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	20000078 	.word	0x20000078
 80014ac:	50000800 	.word	0x50000800
 80014b0:	20000020 	.word	0x20000020
 80014b4:	40140000 	.word	0x40140000
 80014b8:	40900000 	.word	0x40900000
 80014bc:	50000400 	.word	0x50000400

080014c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 80014c4:	4b17      	ldr	r3, [pc, #92]	; (8001524 <SystemInit+0x64>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <SystemInit+0x64>)
 80014ca:	2180      	movs	r1, #128	; 0x80
 80014cc:	0049      	lsls	r1, r1, #1
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 80014d2:	4b14      	ldr	r3, [pc, #80]	; (8001524 <SystemInit+0x64>)
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <SystemInit+0x64>)
 80014d8:	4913      	ldr	r1, [pc, #76]	; (8001528 <SystemInit+0x68>)
 80014da:	400a      	ands	r2, r1
 80014dc:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <SystemInit+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <SystemInit+0x64>)
 80014e4:	4911      	ldr	r1, [pc, #68]	; (800152c <SystemInit+0x6c>)
 80014e6:	400a      	ands	r2, r1
 80014e8:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <SystemInit+0x64>)
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <SystemInit+0x64>)
 80014f0:	2101      	movs	r1, #1
 80014f2:	438a      	bics	r2, r1
 80014f4:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <SystemInit+0x64>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <SystemInit+0x64>)
 80014fc:	490c      	ldr	r1, [pc, #48]	; (8001530 <SystemInit+0x70>)
 80014fe:	400a      	ands	r2, r1
 8001500:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <SystemInit+0x64>)
 8001504:	68da      	ldr	r2, [r3, #12]
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <SystemInit+0x64>)
 8001508:	490a      	ldr	r1, [pc, #40]	; (8001534 <SystemInit+0x74>)
 800150a:	400a      	ands	r2, r1
 800150c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <SystemInit+0x64>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <SystemInit+0x78>)
 8001516:	2280      	movs	r2, #128	; 0x80
 8001518:	0512      	lsls	r2, r2, #20
 800151a:	609a      	str	r2, [r3, #8]
#endif
}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	40021000 	.word	0x40021000
 8001528:	88ff400c 	.word	0x88ff400c
 800152c:	fef6fff6 	.word	0xfef6fff6
 8001530:	fffbffff 	.word	0xfffbffff
 8001534:	ff02ffff 	.word	0xff02ffff
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800153c:	480d      	ldr	r0, [pc, #52]	; (8001574 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800153e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001540:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001542:	e003      	b.n	800154c <LoopCopyDataInit>

08001544 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8001546:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001548:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800154a:	3104      	adds	r1, #4

0800154c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800154c:	480b      	ldr	r0, [pc, #44]	; (800157c <LoopForever+0xa>)
  ldr  r3, =_edata
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <LoopForever+0xe>)
  adds  r2, r0, r1
 8001550:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001552:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001554:	d3f6      	bcc.n	8001544 <CopyDataInit>
  ldr  r2, =_sbss
 8001556:	4a0b      	ldr	r2, [pc, #44]	; (8001584 <LoopForever+0x12>)
  b  LoopFillZerobss
 8001558:	e002      	b.n	8001560 <LoopFillZerobss>

0800155a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800155a:	2300      	movs	r3, #0
  str  r3, [r2]
 800155c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800155e:	3204      	adds	r2, #4

08001560 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <LoopForever+0x16>)
  cmp  r2, r3
 8001562:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001564:	d3f9      	bcc.n	800155a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001566:	f7ff ffab 	bl	80014c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800156a:	f002 fa37 	bl	80039dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800156e:	f7ff fca7 	bl	8000ec0 <main>

08001572 <LoopForever>:

LoopForever:
    b LoopForever
 8001572:	e7fe      	b.n	8001572 <LoopForever>
   ldr   r0, =_estack
 8001574:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8001578:	08003af0 	.word	0x08003af0
  ldr  r0, =_sdata
 800157c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001580:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8001584:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001588:	200000b8 	.word	0x200000b8

0800158c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800158c:	e7fe      	b.n	800158c <ADC1_COMP_IRQHandler>
	...

08001590 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001596:	1dfb      	adds	r3, r7, #7
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_Init+0x3c>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <HAL_Init+0x3c>)
 80015a2:	2140      	movs	r1, #64	; 0x40
 80015a4:	430a      	orrs	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a8:	2000      	movs	r0, #0
 80015aa:	f000 f811 	bl	80015d0 <HAL_InitTick>
 80015ae:	1e03      	subs	r3, r0, #0
 80015b0:	d003      	beq.n	80015ba <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80015b2:	1dfb      	adds	r3, r7, #7
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
 80015b8:	e001      	b.n	80015be <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015ba:	f7ff fe67 	bl	800128c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015be:	1dfb      	adds	r3, r7, #7
 80015c0:	781b      	ldrb	r3, [r3, #0]
}
 80015c2:	0018      	movs	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b002      	add	sp, #8
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	40022000 	.word	0x40022000

080015d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015d8:	230f      	movs	r3, #15
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <HAL_InitTick+0x50>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	23fa      	movs	r3, #250	; 0xfa
 80015e6:	0099      	lsls	r1, r3, #2
 80015e8:	0010      	movs	r0, r2
 80015ea:	f7fe fd8d 	bl	8000108 <__udivsi3>
 80015ee:	0003      	movs	r3, r0
 80015f0:	0018      	movs	r0, r3
 80015f2:	f000 f8ee 	bl	80017d2 <HAL_SYSTICK_Config>
 80015f6:	1e03      	subs	r3, r0, #0
 80015f8:	d004      	beq.n	8001604 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 80015fa:	230f      	movs	r3, #15
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e006      	b.n	8001612 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	2301      	movs	r3, #1
 8001608:	425b      	negs	r3, r3
 800160a:	2200      	movs	r2, #0
 800160c:	0018      	movs	r0, r3
 800160e:	f000 f8bb 	bl	8001788 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8001612:	230f      	movs	r3, #15
 8001614:	18fb      	adds	r3, r7, r3
 8001616:	781b      	ldrb	r3, [r3, #0]
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b004      	add	sp, #16
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000000 	.word	0x20000000

08001624 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  return uwTick;
 8001628:	4b02      	ldr	r3, [pc, #8]	; (8001634 <HAL_GetTick+0x10>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	200000b4 	.word	0x200000b4

08001638 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	0002      	movs	r2, r0
 8001640:	1dfb      	adds	r3, r7, #7
 8001642:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001644:	1dfb      	adds	r3, r7, #7
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	001a      	movs	r2, r3
 800164a:	231f      	movs	r3, #31
 800164c:	401a      	ands	r2, r3
 800164e:	4b04      	ldr	r3, [pc, #16]	; (8001660 <NVIC_EnableIRQ+0x28>)
 8001650:	2101      	movs	r1, #1
 8001652:	4091      	lsls	r1, r2
 8001654:	000a      	movs	r2, r1
 8001656:	601a      	str	r2, [r3, #0]
}
 8001658:	46c0      	nop			; (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b002      	add	sp, #8
 800165e:	bd80      	pop	{r7, pc}
 8001660:	e000e100 	.word	0xe000e100

08001664 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	0002      	movs	r2, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	1dfb      	adds	r3, r7, #7
 8001670:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001672:	1dfb      	adds	r3, r7, #7
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b7f      	cmp	r3, #127	; 0x7f
 8001678:	d932      	bls.n	80016e0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800167a:	4a2f      	ldr	r2, [pc, #188]	; (8001738 <NVIC_SetPriority+0xd4>)
 800167c:	1dfb      	adds	r3, r7, #7
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	0019      	movs	r1, r3
 8001682:	230f      	movs	r3, #15
 8001684:	400b      	ands	r3, r1
 8001686:	3b08      	subs	r3, #8
 8001688:	089b      	lsrs	r3, r3, #2
 800168a:	3306      	adds	r3, #6
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	18d3      	adds	r3, r2, r3
 8001690:	3304      	adds	r3, #4
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1dfa      	adds	r2, r7, #7
 8001696:	7812      	ldrb	r2, [r2, #0]
 8001698:	0011      	movs	r1, r2
 800169a:	2203      	movs	r2, #3
 800169c:	400a      	ands	r2, r1
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	21ff      	movs	r1, #255	; 0xff
 80016a2:	4091      	lsls	r1, r2
 80016a4:	000a      	movs	r2, r1
 80016a6:	43d2      	mvns	r2, r2
 80016a8:	401a      	ands	r2, r3
 80016aa:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	019b      	lsls	r3, r3, #6
 80016b0:	22ff      	movs	r2, #255	; 0xff
 80016b2:	401a      	ands	r2, r3
 80016b4:	1dfb      	adds	r3, r7, #7
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	0018      	movs	r0, r3
 80016ba:	2303      	movs	r3, #3
 80016bc:	4003      	ands	r3, r0
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016c2:	481d      	ldr	r0, [pc, #116]	; (8001738 <NVIC_SetPriority+0xd4>)
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	001c      	movs	r4, r3
 80016ca:	230f      	movs	r3, #15
 80016cc:	4023      	ands	r3, r4
 80016ce:	3b08      	subs	r3, #8
 80016d0:	089b      	lsrs	r3, r3, #2
 80016d2:	430a      	orrs	r2, r1
 80016d4:	3306      	adds	r3, #6
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	18c3      	adds	r3, r0, r3
 80016da:	3304      	adds	r3, #4
 80016dc:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80016de:	e027      	b.n	8001730 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016e0:	4a16      	ldr	r2, [pc, #88]	; (800173c <NVIC_SetPriority+0xd8>)
 80016e2:	1dfb      	adds	r3, r7, #7
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	089b      	lsrs	r3, r3, #2
 80016ea:	33c0      	adds	r3, #192	; 0xc0
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	589b      	ldr	r3, [r3, r2]
 80016f0:	1dfa      	adds	r2, r7, #7
 80016f2:	7812      	ldrb	r2, [r2, #0]
 80016f4:	0011      	movs	r1, r2
 80016f6:	2203      	movs	r2, #3
 80016f8:	400a      	ands	r2, r1
 80016fa:	00d2      	lsls	r2, r2, #3
 80016fc:	21ff      	movs	r1, #255	; 0xff
 80016fe:	4091      	lsls	r1, r2
 8001700:	000a      	movs	r2, r1
 8001702:	43d2      	mvns	r2, r2
 8001704:	401a      	ands	r2, r3
 8001706:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	019b      	lsls	r3, r3, #6
 800170c:	22ff      	movs	r2, #255	; 0xff
 800170e:	401a      	ands	r2, r3
 8001710:	1dfb      	adds	r3, r7, #7
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	0018      	movs	r0, r3
 8001716:	2303      	movs	r3, #3
 8001718:	4003      	ands	r3, r0
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800171e:	4807      	ldr	r0, [pc, #28]	; (800173c <NVIC_SetPriority+0xd8>)
 8001720:	1dfb      	adds	r3, r7, #7
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b25b      	sxtb	r3, r3
 8001726:	089b      	lsrs	r3, r3, #2
 8001728:	430a      	orrs	r2, r1
 800172a:	33c0      	adds	r3, #192	; 0xc0
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	501a      	str	r2, [r3, r0]
}
 8001730:	46c0      	nop			; (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b003      	add	sp, #12
 8001736:	bd90      	pop	{r4, r7, pc}
 8001738:	e000ed00 	.word	0xe000ed00
 800173c:	e000e100 	.word	0xe000e100

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	4a0c      	ldr	r2, [pc, #48]	; (8001780 <SysTick_Config+0x40>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d901      	bls.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e010      	b.n	8001778 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <SysTick_Config+0x44>)
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	3a01      	subs	r2, #1
 800175c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	2301      	movs	r3, #1
 8001760:	425b      	negs	r3, r3
 8001762:	2103      	movs	r1, #3
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff ff7d 	bl	8001664 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <SysTick_Config+0x44>)
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <SysTick_Config+0x44>)
 8001772:	2207      	movs	r2, #7
 8001774:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001776:	2300      	movs	r3, #0
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b002      	add	sp, #8
 800177e:	bd80      	pop	{r7, pc}
 8001780:	00ffffff 	.word	0x00ffffff
 8001784:	e000e010 	.word	0xe000e010

08001788 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
 8001792:	210f      	movs	r1, #15
 8001794:	187b      	adds	r3, r7, r1
 8001796:	1c02      	adds	r2, r0, #0
 8001798:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	187b      	adds	r3, r7, r1
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	0011      	movs	r1, r2
 80017a4:	0018      	movs	r0, r3
 80017a6:	f7ff ff5d 	bl	8001664 <NVIC_SetPriority>
}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b004      	add	sp, #16
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	0002      	movs	r2, r0
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017be:	1dfb      	adds	r3, r7, #7
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff ff37 	bl	8001638 <NVIC_EnableIRQ>
}
 80017ca:	46c0      	nop			; (mov r8, r8)
 80017cc:	46bd      	mov	sp, r7
 80017ce:	b002      	add	sp, #8
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	0018      	movs	r0, r3
 80017de:	f7ff ffaf 	bl	8001740 <SysTick_Config>
 80017e2:	0003      	movs	r3, r0
}
 80017e4:	0018      	movs	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b002      	add	sp, #8
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001802:	e155      	b.n	8001ab0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2101      	movs	r1, #1
 800180a:	697a      	ldr	r2, [r7, #20]
 800180c:	4091      	lsls	r1, r2
 800180e:	000a      	movs	r2, r1
 8001810:	4013      	ands	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d100      	bne.n	800181c <HAL_GPIO_Init+0x30>
 800181a:	e146      	b.n	8001aaa <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d003      	beq.n	800182c <HAL_GPIO_Init+0x40>
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b12      	cmp	r3, #18
 800182a:	d123      	bne.n	8001874 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	08da      	lsrs	r2, r3, #3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3208      	adds	r2, #8
 8001834:	0092      	lsls	r2, r2, #2
 8001836:	58d3      	ldr	r3, [r2, r3]
 8001838:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2207      	movs	r2, #7
 800183e:	4013      	ands	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	220f      	movs	r2, #15
 8001844:	409a      	lsls	r2, r3
 8001846:	0013      	movs	r3, r2
 8001848:	43da      	mvns	r2, r3
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4013      	ands	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	691a      	ldr	r2, [r3, #16]
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	2107      	movs	r1, #7
 8001858:	400b      	ands	r3, r1
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	409a      	lsls	r2, r3
 800185e:	0013      	movs	r3, r2
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4313      	orrs	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	08da      	lsrs	r2, r3, #3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3208      	adds	r2, #8
 800186e:	0092      	lsls	r2, r2, #2
 8001870:	6939      	ldr	r1, [r7, #16]
 8001872:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d00b      	beq.n	8001894 <HAL_GPIO_Init+0xa8>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d007      	beq.n	8001894 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001888:	2b11      	cmp	r3, #17
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b12      	cmp	r3, #18
 8001892:	d130      	bne.n	80018f6 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2203      	movs	r2, #3
 80018a0:	409a      	lsls	r2, r3
 80018a2:	0013      	movs	r3, r2
 80018a4:	43da      	mvns	r2, r3
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	4013      	ands	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	409a      	lsls	r2, r3
 80018b6:	0013      	movs	r3, r2
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018ca:	2201      	movs	r2, #1
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	409a      	lsls	r2, r3
 80018d0:	0013      	movs	r3, r2
 80018d2:	43da      	mvns	r2, r3
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	091b      	lsrs	r3, r3, #4
 80018e0:	2201      	movs	r2, #1
 80018e2:	401a      	ands	r2, r3
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	409a      	lsls	r2, r3
 80018e8:	0013      	movs	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	2203      	movs	r2, #3
 8001902:	409a      	lsls	r2, r3
 8001904:	0013      	movs	r3, r2
 8001906:	43da      	mvns	r2, r3
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	4013      	ands	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	2203      	movs	r2, #3
 8001914:	401a      	ands	r2, r3
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	409a      	lsls	r2, r3
 800191c:	0013      	movs	r3, r2
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	2203      	movs	r2, #3
 8001936:	409a      	lsls	r2, r3
 8001938:	0013      	movs	r3, r2
 800193a:	43da      	mvns	r2, r3
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	409a      	lsls	r2, r3
 800194c:	0013      	movs	r3, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	4313      	orrs	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685a      	ldr	r2, [r3, #4]
 800195e:	2380      	movs	r3, #128	; 0x80
 8001960:	055b      	lsls	r3, r3, #21
 8001962:	4013      	ands	r3, r2
 8001964:	d100      	bne.n	8001968 <HAL_GPIO_Init+0x17c>
 8001966:	e0a0      	b.n	8001aaa <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001968:	4b57      	ldr	r3, [pc, #348]	; (8001ac8 <HAL_GPIO_Init+0x2dc>)
 800196a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800196c:	4b56      	ldr	r3, [pc, #344]	; (8001ac8 <HAL_GPIO_Init+0x2dc>)
 800196e:	2101      	movs	r1, #1
 8001970:	430a      	orrs	r2, r1
 8001972:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001974:	4a55      	ldr	r2, [pc, #340]	; (8001acc <HAL_GPIO_Init+0x2e0>)
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	3302      	adds	r3, #2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	589b      	ldr	r3, [r3, r2]
 8001980:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	2203      	movs	r2, #3
 8001986:	4013      	ands	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	220f      	movs	r2, #15
 800198c:	409a      	lsls	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	43da      	mvns	r2, r3
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	23a0      	movs	r3, #160	; 0xa0
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	429a      	cmp	r2, r3
 80019a0:	d01f      	beq.n	80019e2 <HAL_GPIO_Init+0x1f6>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4a      	ldr	r2, [pc, #296]	; (8001ad0 <HAL_GPIO_Init+0x2e4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d019      	beq.n	80019de <HAL_GPIO_Init+0x1f2>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a49      	ldr	r2, [pc, #292]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d013      	beq.n	80019da <HAL_GPIO_Init+0x1ee>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a48      	ldr	r2, [pc, #288]	; (8001ad8 <HAL_GPIO_Init+0x2ec>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d00d      	beq.n	80019d6 <HAL_GPIO_Init+0x1ea>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a47      	ldr	r2, [pc, #284]	; (8001adc <HAL_GPIO_Init+0x2f0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d007      	beq.n	80019d2 <HAL_GPIO_Init+0x1e6>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a46      	ldr	r2, [pc, #280]	; (8001ae0 <HAL_GPIO_Init+0x2f4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d101      	bne.n	80019ce <HAL_GPIO_Init+0x1e2>
 80019ca:	2305      	movs	r3, #5
 80019cc:	e00a      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019ce:	2306      	movs	r3, #6
 80019d0:	e008      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019d2:	2304      	movs	r3, #4
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019d6:	2303      	movs	r3, #3
 80019d8:	e004      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019da:	2302      	movs	r3, #2
 80019dc:	e002      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019de:	2301      	movs	r3, #1
 80019e0:	e000      	b.n	80019e4 <HAL_GPIO_Init+0x1f8>
 80019e2:	2300      	movs	r3, #0
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	2103      	movs	r1, #3
 80019e8:	400a      	ands	r2, r1
 80019ea:	0092      	lsls	r2, r2, #2
 80019ec:	4093      	lsls	r3, r2
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019f4:	4935      	ldr	r1, [pc, #212]	; (8001acc <HAL_GPIO_Init+0x2e0>)
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	089b      	lsrs	r3, r3, #2
 80019fa:	3302      	adds	r3, #2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a02:	4b38      	ldr	r3, [pc, #224]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	025b      	lsls	r3, r3, #9
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d003      	beq.n	8001a26 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a26:	4b2f      	ldr	r3, [pc, #188]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	43da      	mvns	r2, r3
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	029b      	lsls	r3, r3, #10
 8001a44:	4013      	ands	r3, r2
 8001a46:	d003      	beq.n	8001a50 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a50:	4b24      	ldr	r3, [pc, #144]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a56:	4b23      	ldr	r3, [pc, #140]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	2380      	movs	r3, #128	; 0x80
 8001a6c:	035b      	lsls	r3, r3, #13
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d003      	beq.n	8001a7a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a80:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	43da      	mvns	r2, r3
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	2380      	movs	r3, #128	; 0x80
 8001a96:	039b      	lsls	r3, r3, #14
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	3301      	adds	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	40da      	lsrs	r2, r3
 8001ab8:	1e13      	subs	r3, r2, #0
 8001aba:	d000      	beq.n	8001abe <HAL_GPIO_Init+0x2d2>
 8001abc:	e6a2      	b.n	8001804 <HAL_GPIO_Init+0x18>
  }
}
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b006      	add	sp, #24
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40010000 	.word	0x40010000
 8001ad0:	50000400 	.word	0x50000400
 8001ad4:	50000800 	.word	0x50000800
 8001ad8:	50000c00 	.word	0x50000c00
 8001adc:	50001000 	.word	0x50001000
 8001ae0:	50001c00 	.word	0x50001c00
 8001ae4:	40010400 	.word	0x40010400

08001ae8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	0008      	movs	r0, r1
 8001af2:	0011      	movs	r1, r2
 8001af4:	1cbb      	adds	r3, r7, #2
 8001af6:	1c02      	adds	r2, r0, #0
 8001af8:	801a      	strh	r2, [r3, #0]
 8001afa:	1c7b      	adds	r3, r7, #1
 8001afc:	1c0a      	adds	r2, r1, #0
 8001afe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001b00:	1c7b      	adds	r3, r7, #1
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d004      	beq.n	8001b12 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b08:	1cbb      	adds	r3, r7, #2
 8001b0a:	881a      	ldrh	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b10:	e003      	b.n	8001b1a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001b12:	1cbb      	adds	r3, r7, #2
 8001b14:	881a      	ldrh	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b002      	add	sp, #8
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	000a      	movs	r2, r1
 8001b2c:	1cbb      	adds	r3, r7, #2
 8001b2e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	695a      	ldr	r2, [r3, #20]
 8001b34:	1cbb      	adds	r3, r7, #2
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	405a      	eors	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	615a      	str	r2, [r3, #20]
}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b002      	add	sp, #8
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b48:	b5b0      	push	{r4, r5, r7, lr}
 8001b4a:	b08a      	sub	sp, #40	; 0x28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	f000 fbbc 	bl	80022d4 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b5c:	4bc8      	ldr	r3, [pc, #800]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	220c      	movs	r2, #12
 8001b62:	4013      	ands	r3, r2
 8001b64:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b66:	4bc6      	ldr	r3, [pc, #792]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	025b      	lsls	r3, r3, #9
 8001b6e:	4013      	ands	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2201      	movs	r2, #1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <HAL_RCC_OscConfig+0x36>
 8001b7c:	e07e      	b.n	8001c7c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	2b08      	cmp	r3, #8
 8001b82:	d007      	beq.n	8001b94 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	2b0c      	cmp	r3, #12
 8001b88:	d112      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x68>
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	025b      	lsls	r3, r3, #9
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d10d      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b94:	4bba      	ldr	r3, [pc, #744]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	029b      	lsls	r3, r3, #10
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d100      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x5a>
 8001ba0:	e06b      	b.n	8001c7a <HAL_RCC_OscConfig+0x132>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d167      	bne.n	8001c7a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	f000 fb92 	bl	80022d4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	025b      	lsls	r3, r3, #9
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d107      	bne.n	8001bcc <HAL_RCC_OscConfig+0x84>
 8001bbc:	4bb0      	ldr	r3, [pc, #704]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4baf      	ldr	r3, [pc, #700]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bc2:	2180      	movs	r1, #128	; 0x80
 8001bc4:	0249      	lsls	r1, r1, #9
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	e027      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	23a0      	movs	r3, #160	; 0xa0
 8001bd2:	02db      	lsls	r3, r3, #11
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d10e      	bne.n	8001bf6 <HAL_RCC_OscConfig+0xae>
 8001bd8:	4ba9      	ldr	r3, [pc, #676]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4ba8      	ldr	r3, [pc, #672]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	02c9      	lsls	r1, r1, #11
 8001be2:	430a      	orrs	r2, r1
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	4ba6      	ldr	r3, [pc, #664]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4ba5      	ldr	r3, [pc, #660]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bec:	2180      	movs	r1, #128	; 0x80
 8001bee:	0249      	lsls	r1, r1, #9
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	e012      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001bf6:	4ba2      	ldr	r3, [pc, #648]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	4ba1      	ldr	r3, [pc, #644]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001bfc:	49a1      	ldr	r1, [pc, #644]	; (8001e84 <HAL_RCC_OscConfig+0x33c>)
 8001bfe:	400a      	ands	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	4b9f      	ldr	r3, [pc, #636]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	2380      	movs	r3, #128	; 0x80
 8001c08:	025b      	lsls	r3, r3, #9
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4b9b      	ldr	r3, [pc, #620]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b9a      	ldr	r3, [pc, #616]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c16:	499c      	ldr	r1, [pc, #624]	; (8001e88 <HAL_RCC_OscConfig+0x340>)
 8001c18:	400a      	ands	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d015      	beq.n	8001c50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fcfe 	bl	8001624 <HAL_GetTick>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c2c:	e009      	b.n	8001c42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c2e:	f7ff fcf9 	bl	8001624 <HAL_GetTick>
 8001c32:	0002      	movs	r2, r0
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b64      	cmp	r3, #100	; 0x64
 8001c3a:	d902      	bls.n	8001c42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	f000 fb49 	bl	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c42:	4b8f      	ldr	r3, [pc, #572]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	029b      	lsls	r3, r3, #10
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d0ef      	beq.n	8001c2e <HAL_RCC_OscConfig+0xe6>
 8001c4e:	e015      	b.n	8001c7c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c50:	f7ff fce8 	bl	8001624 <HAL_GetTick>
 8001c54:	0003      	movs	r3, r0
 8001c56:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c5a:	f7ff fce3 	bl	8001624 <HAL_GetTick>
 8001c5e:	0002      	movs	r2, r0
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b64      	cmp	r3, #100	; 0x64
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e333      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c6c:	4b84      	ldr	r3, [pc, #528]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	029b      	lsls	r3, r3, #10
 8001c74:	4013      	ands	r3, r2
 8001c76:	d1f0      	bne.n	8001c5a <HAL_RCC_OscConfig+0x112>
 8001c78:	e000      	b.n	8001c7c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2202      	movs	r2, #2
 8001c82:	4013      	ands	r3, r2
 8001c84:	d100      	bne.n	8001c88 <HAL_RCC_OscConfig+0x140>
 8001c86:	e098      	b.n	8001dba <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	2220      	movs	r2, #32
 8001c92:	4013      	ands	r3, r2
 8001c94:	d009      	beq.n	8001caa <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001c96:	4b7a      	ldr	r3, [pc, #488]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	4b79      	ldr	r3, [pc, #484]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001c9c:	2120      	movs	r1, #32
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	4393      	bics	r3, r2
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	2b04      	cmp	r3, #4
 8001cae:	d005      	beq.n	8001cbc <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	2b0c      	cmp	r3, #12
 8001cb4:	d13d      	bne.n	8001d32 <HAL_RCC_OscConfig+0x1ea>
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d13a      	bne.n	8001d32 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001cbc:	4b70      	ldr	r3, [pc, #448]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2204      	movs	r2, #4
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d004      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x188>
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e301      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	4b6b      	ldr	r3, [pc, #428]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	4a6d      	ldr	r2, [pc, #436]	; (8001e8c <HAL_RCC_OscConfig+0x344>)
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	0019      	movs	r1, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	021a      	lsls	r2, r3, #8
 8001ce0:	4b67      	ldr	r3, [pc, #412]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ce6:	4b66      	ldr	r3, [pc, #408]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2209      	movs	r2, #9
 8001cec:	4393      	bics	r3, r2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cf8:	f000 fc20 	bl	800253c <HAL_RCC_GetSysClockFreq>
 8001cfc:	0001      	movs	r1, r0
 8001cfe:	4b60      	ldr	r3, [pc, #384]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	220f      	movs	r2, #15
 8001d06:	4013      	ands	r3, r2
 8001d08:	4a61      	ldr	r2, [pc, #388]	; (8001e90 <HAL_RCC_OscConfig+0x348>)
 8001d0a:	5cd3      	ldrb	r3, [r2, r3]
 8001d0c:	000a      	movs	r2, r1
 8001d0e:	40da      	lsrs	r2, r3
 8001d10:	4b60      	ldr	r3, [pc, #384]	; (8001e94 <HAL_RCC_OscConfig+0x34c>)
 8001d12:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d14:	2513      	movs	r5, #19
 8001d16:	197c      	adds	r4, r7, r5
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7ff fc59 	bl	80015d0 <HAL_InitTick>
 8001d1e:	0003      	movs	r3, r0
 8001d20:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d22:	197b      	adds	r3, r7, r5
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d047      	beq.n	8001dba <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001d2a:	2313      	movs	r3, #19
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	e2d0      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d027      	beq.n	8001d88 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d38:	4b51      	ldr	r3, [pc, #324]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2209      	movs	r2, #9
 8001d3e:	4393      	bics	r3, r2
 8001d40:	0019      	movs	r1, r3
 8001d42:	4b4f      	ldr	r3, [pc, #316]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d46:	430a      	orrs	r2, r1
 8001d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4a:	f7ff fc6b 	bl	8001624 <HAL_GetTick>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d54:	f7ff fc66 	bl	8001624 <HAL_GetTick>
 8001d58:	0002      	movs	r2, r0
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e2b6      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d66:	4b46      	ldr	r3, [pc, #280]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d0f1      	beq.n	8001d54 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d70:	4b43      	ldr	r3, [pc, #268]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a45      	ldr	r2, [pc, #276]	; (8001e8c <HAL_RCC_OscConfig+0x344>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	0019      	movs	r1, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	021a      	lsls	r2, r3, #8
 8001d80:	4b3f      	ldr	r3, [pc, #252]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d82:	430a      	orrs	r2, r1
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	e018      	b.n	8001dba <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d88:	4b3d      	ldr	r3, [pc, #244]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d8e:	2101      	movs	r1, #1
 8001d90:	438a      	bics	r2, r1
 8001d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fc46 	bl	8001624 <HAL_GetTick>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d9c:	e008      	b.n	8001db0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d9e:	f7ff fc41 	bl	8001624 <HAL_GetTick>
 8001da2:	0002      	movs	r2, r0
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e291      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001db0:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2204      	movs	r2, #4
 8001db6:	4013      	ands	r3, r2
 8001db8:	d1f1      	bne.n	8001d9e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2210      	movs	r2, #16
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d100      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x27e>
 8001dc4:	e09f      	b.n	8001f06 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d13f      	bne.n	8001e4c <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dcc:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2380      	movs	r3, #128	; 0x80
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d005      	beq.n	8001de4 <HAL_RCC_OscConfig+0x29c>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e277      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001de4:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <HAL_RCC_OscConfig+0x350>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001df2:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001df4:	430a      	orrs	r2, r1
 8001df6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001df8:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	021b      	lsls	r3, r3, #8
 8001dfe:	0a19      	lsrs	r1, r3, #8
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	061a      	lsls	r2, r3, #24
 8001e06:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	0b5b      	lsrs	r3, r3, #13
 8001e12:	3301      	adds	r3, #1
 8001e14:	2280      	movs	r2, #128	; 0x80
 8001e16:	0212      	lsls	r2, r2, #8
 8001e18:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	210f      	movs	r1, #15
 8001e22:	400b      	ands	r3, r1
 8001e24:	491a      	ldr	r1, [pc, #104]	; (8001e90 <HAL_RCC_OscConfig+0x348>)
 8001e26:	5ccb      	ldrb	r3, [r1, r3]
 8001e28:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	; (8001e94 <HAL_RCC_OscConfig+0x34c>)
 8001e2c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001e2e:	2513      	movs	r5, #19
 8001e30:	197c      	adds	r4, r7, r5
 8001e32:	2000      	movs	r0, #0
 8001e34:	f7ff fbcc 	bl	80015d0 <HAL_InitTick>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e3c:	197b      	adds	r3, r7, r5
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d060      	beq.n	8001f06 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8001e44:	2313      	movs	r3, #19
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	e243      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d03e      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e54:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001e5a:	2180      	movs	r1, #128	; 0x80
 8001e5c:	0049      	lsls	r1, r1, #1
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e62:	f7ff fbdf 	bl	8001624 <HAL_GetTick>
 8001e66:	0003      	movs	r3, r0
 8001e68:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e6a:	e017      	b.n	8001e9c <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6c:	f7ff fbda 	bl	8001624 <HAL_GetTick>
 8001e70:	0002      	movs	r2, r0
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d910      	bls.n	8001e9c <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e22a      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	40021000 	.word	0x40021000
 8001e84:	fffeffff 	.word	0xfffeffff
 8001e88:	fffbffff 	.word	0xfffbffff
 8001e8c:	ffffe0ff 	.word	0xffffe0ff
 8001e90:	08003acc 	.word	0x08003acc
 8001e94:	20000000 	.word	0x20000000
 8001e98:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e9c:	4bc6      	ldr	r3, [pc, #792]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d0e1      	beq.n	8001e6c <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ea8:	4bc3      	ldr	r3, [pc, #780]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4ac3      	ldr	r2, [pc, #780]	; (80021bc <HAL_RCC_OscConfig+0x674>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eb6:	4bc0      	ldr	r3, [pc, #768]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ebc:	4bbe      	ldr	r3, [pc, #760]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	0a19      	lsrs	r1, r3, #8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	061a      	lsls	r2, r3, #24
 8001eca:	4bbb      	ldr	r3, [pc, #748]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	e019      	b.n	8001f06 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ed2:	4bb9      	ldr	r3, [pc, #740]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4bb8      	ldr	r3, [pc, #736]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001ed8:	49b9      	ldr	r1, [pc, #740]	; (80021c0 <HAL_RCC_OscConfig+0x678>)
 8001eda:	400a      	ands	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff fba1 	bl	8001624 <HAL_GetTick>
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fb9c 	bl	8001624 <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e1ec      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001efa:	4baf      	ldr	r3, [pc, #700]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4013      	ands	r3, r2
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2208      	movs	r2, #8
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d036      	beq.n	8001f7e <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d019      	beq.n	8001f4c <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f18:	4ba7      	ldr	r3, [pc, #668]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f1c:	4ba6      	ldr	r3, [pc, #664]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f1e:	2101      	movs	r1, #1
 8001f20:	430a      	orrs	r2, r1
 8001f22:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f24:	f7ff fb7e 	bl	8001624 <HAL_GetTick>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fb79 	bl	8001624 <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e1c9      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f40:	4b9d      	ldr	r3, [pc, #628]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f44:	2202      	movs	r2, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d0f1      	beq.n	8001f2e <HAL_RCC_OscConfig+0x3e6>
 8001f4a:	e018      	b.n	8001f7e <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f4c:	4b9a      	ldr	r3, [pc, #616]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f50:	4b99      	ldr	r3, [pc, #612]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	438a      	bics	r2, r1
 8001f56:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f58:	f7ff fb64 	bl	8001624 <HAL_GetTick>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f62:	f7ff fb5f 	bl	8001624 <HAL_GetTick>
 8001f66:	0002      	movs	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e1af      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f74:	4b90      	ldr	r3, [pc, #576]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f78:	2202      	movs	r2, #2
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d1f1      	bne.n	8001f62 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2204      	movs	r2, #4
 8001f84:	4013      	ands	r3, r2
 8001f86:	d100      	bne.n	8001f8a <HAL_RCC_OscConfig+0x442>
 8001f88:	e0af      	b.n	80020ea <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2323      	movs	r3, #35	; 0x23
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	2200      	movs	r2, #0
 8001f90:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f92:	4b89      	ldr	r3, [pc, #548]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001f94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	055b      	lsls	r3, r3, #21
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d10a      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b86      	ldr	r3, [pc, #536]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fa2:	4b85      	ldr	r3, [pc, #532]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8001fa4:	2180      	movs	r1, #128	; 0x80
 8001fa6:	0549      	lsls	r1, r1, #21
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001fac:	2323      	movs	r3, #35	; 0x23
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	4b83      	ldr	r3, [pc, #524]	; (80021c4 <HAL_RCC_OscConfig+0x67c>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2380      	movs	r3, #128	; 0x80
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d11a      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc0:	4b80      	ldr	r3, [pc, #512]	; (80021c4 <HAL_RCC_OscConfig+0x67c>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b7f      	ldr	r3, [pc, #508]	; (80021c4 <HAL_RCC_OscConfig+0x67c>)
 8001fc6:	2180      	movs	r1, #128	; 0x80
 8001fc8:	0049      	lsls	r1, r1, #1
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fce:	f7ff fb29 	bl	8001624 <HAL_GetTick>
 8001fd2:	0003      	movs	r3, r0
 8001fd4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd8:	f7ff fb24 	bl	8001624 <HAL_GetTick>
 8001fdc:	0002      	movs	r2, r0
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b64      	cmp	r3, #100	; 0x64
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e174      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b76      	ldr	r3, [pc, #472]	; (80021c4 <HAL_RCC_OscConfig+0x67c>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d0f0      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d107      	bne.n	8002012 <HAL_RCC_OscConfig+0x4ca>
 8002002:	4b6d      	ldr	r3, [pc, #436]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002004:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002006:	4b6c      	ldr	r3, [pc, #432]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002008:	2180      	movs	r1, #128	; 0x80
 800200a:	0049      	lsls	r1, r1, #1
 800200c:	430a      	orrs	r2, r1
 800200e:	651a      	str	r2, [r3, #80]	; 0x50
 8002010:	e031      	b.n	8002076 <HAL_RCC_OscConfig+0x52e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10c      	bne.n	8002034 <HAL_RCC_OscConfig+0x4ec>
 800201a:	4b67      	ldr	r3, [pc, #412]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800201c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800201e:	4b66      	ldr	r3, [pc, #408]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002020:	4967      	ldr	r1, [pc, #412]	; (80021c0 <HAL_RCC_OscConfig+0x678>)
 8002022:	400a      	ands	r2, r1
 8002024:	651a      	str	r2, [r3, #80]	; 0x50
 8002026:	4b64      	ldr	r3, [pc, #400]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002028:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800202a:	4b63      	ldr	r3, [pc, #396]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800202c:	4966      	ldr	r1, [pc, #408]	; (80021c8 <HAL_RCC_OscConfig+0x680>)
 800202e:	400a      	ands	r2, r1
 8002030:	651a      	str	r2, [r3, #80]	; 0x50
 8002032:	e020      	b.n	8002076 <HAL_RCC_OscConfig+0x52e>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	23a0      	movs	r3, #160	; 0xa0
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	429a      	cmp	r2, r3
 800203e:	d10e      	bne.n	800205e <HAL_RCC_OscConfig+0x516>
 8002040:	4b5d      	ldr	r3, [pc, #372]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002042:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002044:	4b5c      	ldr	r3, [pc, #368]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002046:	2180      	movs	r1, #128	; 0x80
 8002048:	00c9      	lsls	r1, r1, #3
 800204a:	430a      	orrs	r2, r1
 800204c:	651a      	str	r2, [r3, #80]	; 0x50
 800204e:	4b5a      	ldr	r3, [pc, #360]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002050:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002052:	4b59      	ldr	r3, [pc, #356]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0049      	lsls	r1, r1, #1
 8002058:	430a      	orrs	r2, r1
 800205a:	651a      	str	r2, [r3, #80]	; 0x50
 800205c:	e00b      	b.n	8002076 <HAL_RCC_OscConfig+0x52e>
 800205e:	4b56      	ldr	r3, [pc, #344]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002060:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002062:	4b55      	ldr	r3, [pc, #340]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002064:	4956      	ldr	r1, [pc, #344]	; (80021c0 <HAL_RCC_OscConfig+0x678>)
 8002066:	400a      	ands	r2, r1
 8002068:	651a      	str	r2, [r3, #80]	; 0x50
 800206a:	4b53      	ldr	r3, [pc, #332]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800206c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800206e:	4b52      	ldr	r3, [pc, #328]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002070:	4955      	ldr	r1, [pc, #340]	; (80021c8 <HAL_RCC_OscConfig+0x680>)
 8002072:	400a      	ands	r2, r1
 8002074:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d015      	beq.n	80020aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7ff fad1 	bl	8001624 <HAL_GetTick>
 8002082:	0003      	movs	r3, r0
 8002084:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002086:	e009      	b.n	800209c <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7ff facc 	bl	8001624 <HAL_GetTick>
 800208c:	0002      	movs	r2, r0
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	4a4e      	ldr	r2, [pc, #312]	; (80021cc <HAL_RCC_OscConfig+0x684>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e11b      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800209c:	4b46      	ldr	r3, [pc, #280]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800209e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4013      	ands	r3, r2
 80020a6:	d0ef      	beq.n	8002088 <HAL_RCC_OscConfig+0x540>
 80020a8:	e014      	b.n	80020d4 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020aa:	f7ff fabb 	bl	8001624 <HAL_GetTick>
 80020ae:	0003      	movs	r3, r0
 80020b0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020b2:	e009      	b.n	80020c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7ff fab6 	bl	8001624 <HAL_GetTick>
 80020b8:	0002      	movs	r2, r0
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	4a43      	ldr	r2, [pc, #268]	; (80021cc <HAL_RCC_OscConfig+0x684>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e105      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020c8:	4b3b      	ldr	r3, [pc, #236]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80020ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4013      	ands	r3, r2
 80020d2:	d1ef      	bne.n	80020b4 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020d4:	2323      	movs	r3, #35	; 0x23
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d105      	bne.n	80020ea <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020de:	4b36      	ldr	r3, [pc, #216]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80020e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020e2:	4b35      	ldr	r3, [pc, #212]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80020e4:	493a      	ldr	r1, [pc, #232]	; (80021d0 <HAL_RCC_OscConfig+0x688>)
 80020e6:	400a      	ands	r2, r1
 80020e8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2220      	movs	r2, #32
 80020f0:	4013      	ands	r3, r2
 80020f2:	d049      	beq.n	8002188 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d026      	beq.n	800214a <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80020fc:	4b2e      	ldr	r3, [pc, #184]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	4b2d      	ldr	r3, [pc, #180]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002102:	2101      	movs	r1, #1
 8002104:	430a      	orrs	r2, r1
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	4b2b      	ldr	r3, [pc, #172]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800210a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800210c:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800210e:	2101      	movs	r1, #1
 8002110:	430a      	orrs	r2, r1
 8002112:	635a      	str	r2, [r3, #52]	; 0x34
 8002114:	4b2f      	ldr	r3, [pc, #188]	; (80021d4 <HAL_RCC_OscConfig+0x68c>)
 8002116:	6a1a      	ldr	r2, [r3, #32]
 8002118:	4b2e      	ldr	r3, [pc, #184]	; (80021d4 <HAL_RCC_OscConfig+0x68c>)
 800211a:	2180      	movs	r1, #128	; 0x80
 800211c:	0189      	lsls	r1, r1, #6
 800211e:	430a      	orrs	r2, r1
 8002120:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7ff fa7f 	bl	8001624 <HAL_GetTick>
 8002126:	0003      	movs	r3, r0
 8002128:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800212c:	f7ff fa7a 	bl	8001624 <HAL_GetTick>
 8002130:	0002      	movs	r2, r0
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e0ca      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800213e:	4b1e      	ldr	r3, [pc, #120]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2202      	movs	r2, #2
 8002144:	4013      	ands	r3, r2
 8002146:	d0f1      	beq.n	800212c <HAL_RCC_OscConfig+0x5e4>
 8002148:	e01e      	b.n	8002188 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800214a:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002150:	2101      	movs	r1, #1
 8002152:	438a      	bics	r2, r1
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <HAL_RCC_OscConfig+0x68c>)
 8002158:	6a1a      	ldr	r2, [r3, #32]
 800215a:	4b1e      	ldr	r3, [pc, #120]	; (80021d4 <HAL_RCC_OscConfig+0x68c>)
 800215c:	491e      	ldr	r1, [pc, #120]	; (80021d8 <HAL_RCC_OscConfig+0x690>)
 800215e:	400a      	ands	r2, r1
 8002160:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002162:	f7ff fa5f 	bl	8001624 <HAL_GetTick>
 8002166:	0003      	movs	r3, r0
 8002168:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800216c:	f7ff fa5a 	bl	8001624 <HAL_GetTick>
 8002170:	0002      	movs	r2, r0
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e0aa      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2202      	movs	r2, #2
 8002184:	4013      	ands	r3, r2
 8002186:	d1f1      	bne.n	800216c <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	2b00      	cmp	r3, #0
 800218e:	d100      	bne.n	8002192 <HAL_RCC_OscConfig+0x64a>
 8002190:	e09f      	b.n	80022d2 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	2b0c      	cmp	r3, #12
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x652>
 8002198:	e078      	b.n	800228c <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d159      	bne.n	8002256 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <HAL_RCC_OscConfig+0x670>)
 80021a8:	490c      	ldr	r1, [pc, #48]	; (80021dc <HAL_RCC_OscConfig+0x694>)
 80021aa:	400a      	ands	r2, r1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7ff fa39 	bl	8001624 <HAL_GetTick>
 80021b2:	0003      	movs	r3, r0
 80021b4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021b6:	e01c      	b.n	80021f2 <HAL_RCC_OscConfig+0x6aa>
 80021b8:	40021000 	.word	0x40021000
 80021bc:	ffff1fff 	.word	0xffff1fff
 80021c0:	fffffeff 	.word	0xfffffeff
 80021c4:	40007000 	.word	0x40007000
 80021c8:	fffffbff 	.word	0xfffffbff
 80021cc:	00001388 	.word	0x00001388
 80021d0:	efffffff 	.word	0xefffffff
 80021d4:	40010000 	.word	0x40010000
 80021d8:	ffffdfff 	.word	0xffffdfff
 80021dc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff fa20 	bl	8001624 <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e070      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021f2:	4b3a      	ldr	r3, [pc, #232]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	049b      	lsls	r3, r3, #18
 80021fa:	4013      	ands	r3, r2
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021fe:	4b37      	ldr	r3, [pc, #220]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	4a37      	ldr	r2, [pc, #220]	; (80022e0 <HAL_RCC_OscConfig+0x798>)
 8002204:	4013      	ands	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002216:	431a      	orrs	r2, r3
 8002218:	4b30      	ldr	r3, [pc, #192]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 800221a:	430a      	orrs	r2, r1
 800221c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800221e:	4b2f      	ldr	r3, [pc, #188]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	0449      	lsls	r1, r1, #17
 8002228:	430a      	orrs	r2, r1
 800222a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff f9fa 	bl	8001624 <HAL_GetTick>
 8002230:	0003      	movs	r3, r0
 8002232:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002236:	f7ff f9f5 	bl	8001624 <HAL_GetTick>
 800223a:	0002      	movs	r2, r0
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e045      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002248:	4b24      	ldr	r3, [pc, #144]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	2380      	movs	r3, #128	; 0x80
 800224e:	049b      	lsls	r3, r3, #18
 8002250:	4013      	ands	r3, r2
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x6ee>
 8002254:	e03d      	b.n	80022d2 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002256:	4b21      	ldr	r3, [pc, #132]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	4b20      	ldr	r3, [pc, #128]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 800225c:	4921      	ldr	r1, [pc, #132]	; (80022e4 <HAL_RCC_OscConfig+0x79c>)
 800225e:	400a      	ands	r2, r1
 8002260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002262:	f7ff f9df 	bl	8001624 <HAL_GetTick>
 8002266:	0003      	movs	r3, r0
 8002268:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800226c:	f7ff f9da 	bl	8001624 <HAL_GetTick>
 8002270:	0002      	movs	r2, r0
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e02a      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800227e:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	2380      	movs	r3, #128	; 0x80
 8002284:	049b      	lsls	r3, r3, #18
 8002286:	4013      	ands	r3, r2
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x724>
 800228a:	e022      	b.n	80022d2 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002290:	2b01      	cmp	r3, #1
 8002292:	d101      	bne.n	8002298 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e01d      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002298:	4b10      	ldr	r3, [pc, #64]	; (80022dc <HAL_RCC_OscConfig+0x794>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	2380      	movs	r3, #128	; 0x80
 80022a2:	025b      	lsls	r3, r3, #9
 80022a4:	401a      	ands	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d10f      	bne.n	80022ce <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	23f0      	movs	r3, #240	; 0xf0
 80022b2:	039b      	lsls	r3, r3, #14
 80022b4:	401a      	ands	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d107      	bne.n	80022ce <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	23c0      	movs	r3, #192	; 0xc0
 80022c2:	041b      	lsls	r3, r3, #16
 80022c4:	401a      	ands	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	0018      	movs	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b00a      	add	sp, #40	; 0x28
 80022da:	bdb0      	pop	{r4, r5, r7, pc}
 80022dc:	40021000 	.word	0x40021000
 80022e0:	ff02ffff 	.word	0xff02ffff
 80022e4:	feffffff 	.word	0xfeffffff

080022e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e8:	b5b0      	push	{r4, r5, r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e10d      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022fc:	4b88      	ldr	r3, [pc, #544]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2201      	movs	r2, #1
 8002302:	4013      	ands	r3, r2
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d911      	bls.n	800232e <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230a:	4b85      	ldr	r3, [pc, #532]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2201      	movs	r2, #1
 8002310:	4393      	bics	r3, r2
 8002312:	0019      	movs	r1, r3
 8002314:	4b82      	ldr	r3, [pc, #520]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800231c:	4b80      	ldr	r3, [pc, #512]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2201      	movs	r2, #1
 8002322:	4013      	ands	r3, r2
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d001      	beq.n	800232e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e0f4      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2202      	movs	r2, #2
 8002334:	4013      	ands	r3, r2
 8002336:	d009      	beq.n	800234c <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002338:	4b7a      	ldr	r3, [pc, #488]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	22f0      	movs	r2, #240	; 0xf0
 800233e:	4393      	bics	r3, r2
 8002340:	0019      	movs	r1, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	4b77      	ldr	r3, [pc, #476]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002348:	430a      	orrs	r2, r1
 800234a:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2201      	movs	r2, #1
 8002352:	4013      	ands	r3, r2
 8002354:	d100      	bne.n	8002358 <HAL_RCC_ClockConfig+0x70>
 8002356:	e089      	b.n	800246c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b02      	cmp	r3, #2
 800235e:	d107      	bne.n	8002370 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002360:	4b70      	ldr	r3, [pc, #448]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	4013      	ands	r3, r2
 800236a:	d120      	bne.n	80023ae <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0d3      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b03      	cmp	r3, #3
 8002376:	d107      	bne.n	8002388 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002378:	4b6a      	ldr	r3, [pc, #424]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	049b      	lsls	r3, r3, #18
 8002380:	4013      	ands	r3, r2
 8002382:	d114      	bne.n	80023ae <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0c7      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d106      	bne.n	800239e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002390:	4b64      	ldr	r3, [pc, #400]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2204      	movs	r2, #4
 8002396:	4013      	ands	r3, r2
 8002398:	d109      	bne.n	80023ae <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e0bc      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800239e:	4b61      	ldr	r3, [pc, #388]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	2380      	movs	r3, #128	; 0x80
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4013      	ands	r3, r2
 80023a8:	d101      	bne.n	80023ae <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e0b4      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023ae:	4b5d      	ldr	r3, [pc, #372]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	2203      	movs	r2, #3
 80023b4:	4393      	bics	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	4b59      	ldr	r3, [pc, #356]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023c2:	f7ff f92f 	bl	8001624 <HAL_GetTick>
 80023c6:	0003      	movs	r3, r0
 80023c8:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d111      	bne.n	80023f6 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023d2:	e009      	b.n	80023e8 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d4:	f7ff f926 	bl	8001624 <HAL_GetTick>
 80023d8:	0002      	movs	r2, r0
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	4a52      	ldr	r2, [pc, #328]	; (8002528 <HAL_RCC_ClockConfig+0x240>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e097      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023e8:	4b4e      	ldr	r3, [pc, #312]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	220c      	movs	r2, #12
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d1ef      	bne.n	80023d4 <HAL_RCC_ClockConfig+0xec>
 80023f4:	e03a      	b.n	800246c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d111      	bne.n	8002422 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023fe:	e009      	b.n	8002414 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002400:	f7ff f910 	bl	8001624 <HAL_GetTick>
 8002404:	0002      	movs	r2, r0
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	4a47      	ldr	r2, [pc, #284]	; (8002528 <HAL_RCC_ClockConfig+0x240>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e081      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002414:	4b43      	ldr	r3, [pc, #268]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	220c      	movs	r2, #12
 800241a:	4013      	ands	r3, r2
 800241c:	2b0c      	cmp	r3, #12
 800241e:	d1ef      	bne.n	8002400 <HAL_RCC_ClockConfig+0x118>
 8002420:	e024      	b.n	800246c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d11b      	bne.n	8002462 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800242a:	e009      	b.n	8002440 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242c:	f7ff f8fa 	bl	8001624 <HAL_GetTick>
 8002430:	0002      	movs	r2, r0
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	4a3c      	ldr	r2, [pc, #240]	; (8002528 <HAL_RCC_ClockConfig+0x240>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e06b      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002440:	4b38      	ldr	r3, [pc, #224]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	220c      	movs	r2, #12
 8002446:	4013      	ands	r3, r2
 8002448:	2b04      	cmp	r3, #4
 800244a:	d1ef      	bne.n	800242c <HAL_RCC_ClockConfig+0x144>
 800244c:	e00e      	b.n	800246c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800244e:	f7ff f8e9 	bl	8001624 <HAL_GetTick>
 8002452:	0002      	movs	r2, r0
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	4a33      	ldr	r2, [pc, #204]	; (8002528 <HAL_RCC_ClockConfig+0x240>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e05a      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002462:	4b30      	ldr	r3, [pc, #192]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	220c      	movs	r2, #12
 8002468:	4013      	ands	r3, r2
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800246c:	4b2c      	ldr	r3, [pc, #176]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2201      	movs	r2, #1
 8002472:	4013      	ands	r3, r2
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	429a      	cmp	r2, r3
 8002478:	d211      	bcs.n	800249e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247a:	4b29      	ldr	r3, [pc, #164]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2201      	movs	r2, #1
 8002480:	4393      	bics	r3, r2
 8002482:	0019      	movs	r1, r3
 8002484:	4b26      	ldr	r3, [pc, #152]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_RCC_ClockConfig+0x238>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2201      	movs	r2, #1
 8002492:	4013      	ands	r3, r2
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d001      	beq.n	800249e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e03c      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2204      	movs	r2, #4
 80024a4:	4013      	ands	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a8:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	4a1f      	ldr	r2, [pc, #124]	; (800252c <HAL_RCC_ClockConfig+0x244>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	0019      	movs	r1, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80024b8:	430a      	orrs	r2, r1
 80024ba:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2208      	movs	r2, #8
 80024c2:	4013      	ands	r3, r2
 80024c4:	d00a      	beq.n	80024dc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024c6:	4b17      	ldr	r3, [pc, #92]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	4a19      	ldr	r2, [pc, #100]	; (8002530 <HAL_RCC_ClockConfig+0x248>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	0019      	movs	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	00da      	lsls	r2, r3, #3
 80024d6:	4b13      	ldr	r3, [pc, #76]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80024d8:	430a      	orrs	r2, r1
 80024da:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024dc:	f000 f82e 	bl	800253c <HAL_RCC_GetSysClockFreq>
 80024e0:	0001      	movs	r1, r0
 80024e2:	4b10      	ldr	r3, [pc, #64]	; (8002524 <HAL_RCC_ClockConfig+0x23c>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	220f      	movs	r2, #15
 80024ea:	4013      	ands	r3, r2
 80024ec:	4a11      	ldr	r2, [pc, #68]	; (8002534 <HAL_RCC_ClockConfig+0x24c>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	000a      	movs	r2, r1
 80024f2:	40da      	lsrs	r2, r3
 80024f4:	4b10      	ldr	r3, [pc, #64]	; (8002538 <HAL_RCC_ClockConfig+0x250>)
 80024f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80024f8:	250b      	movs	r5, #11
 80024fa:	197c      	adds	r4, r7, r5
 80024fc:	2000      	movs	r0, #0
 80024fe:	f7ff f867 	bl	80015d0 <HAL_InitTick>
 8002502:	0003      	movs	r3, r0
 8002504:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002506:	197b      	adds	r3, r7, r5
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 800250e:	230b      	movs	r3, #11
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	e000      	b.n	8002518 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	0018      	movs	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	b004      	add	sp, #16
 800251e:	bdb0      	pop	{r4, r5, r7, pc}
 8002520:	40022000 	.word	0x40022000
 8002524:	40021000 	.word	0x40021000
 8002528:	00001388 	.word	0x00001388
 800252c:	fffff8ff 	.word	0xfffff8ff
 8002530:	ffffc7ff 	.word	0xffffc7ff
 8002534:	08003acc 	.word	0x08003acc
 8002538:	20000000 	.word	0x20000000

0800253c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002542:	4b3b      	ldr	r3, [pc, #236]	; (8002630 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	220c      	movs	r2, #12
 800254c:	4013      	ands	r3, r2
 800254e:	2b08      	cmp	r3, #8
 8002550:	d00e      	beq.n	8002570 <HAL_RCC_GetSysClockFreq+0x34>
 8002552:	2b0c      	cmp	r3, #12
 8002554:	d00f      	beq.n	8002576 <HAL_RCC_GetSysClockFreq+0x3a>
 8002556:	2b04      	cmp	r3, #4
 8002558:	d157      	bne.n	800260a <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800255a:	4b35      	ldr	r3, [pc, #212]	; (8002630 <HAL_RCC_GetSysClockFreq+0xf4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2210      	movs	r2, #16
 8002560:	4013      	ands	r3, r2
 8002562:	d002      	beq.n	800256a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002564:	4b33      	ldr	r3, [pc, #204]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002566:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002568:	e05d      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800256a:	4b33      	ldr	r3, [pc, #204]	; (8002638 <HAL_RCC_GetSysClockFreq+0xfc>)
 800256c:	613b      	str	r3, [r7, #16]
      break;
 800256e:	e05a      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002570:	4b32      	ldr	r3, [pc, #200]	; (800263c <HAL_RCC_GetSysClockFreq+0x100>)
 8002572:	613b      	str	r3, [r7, #16]
      break;
 8002574:	e057      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	220f      	movs	r2, #15
 800257c:	4013      	ands	r3, r2
 800257e:	4a30      	ldr	r2, [pc, #192]	; (8002640 <HAL_RCC_GetSysClockFreq+0x104>)
 8002580:	5cd3      	ldrb	r3, [r2, r3]
 8002582:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	0d9b      	lsrs	r3, r3, #22
 8002588:	2203      	movs	r2, #3
 800258a:	4013      	ands	r3, r2
 800258c:	3301      	adds	r3, #1
 800258e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	025b      	lsls	r3, r3, #9
 8002598:	4013      	ands	r3, r2
 800259a:	d00f      	beq.n	80025bc <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 800259c:	68b9      	ldr	r1, [r7, #8]
 800259e:	000a      	movs	r2, r1
 80025a0:	0152      	lsls	r2, r2, #5
 80025a2:	1a52      	subs	r2, r2, r1
 80025a4:	0193      	lsls	r3, r2, #6
 80025a6:	1a9b      	subs	r3, r3, r2
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	185b      	adds	r3, r3, r1
 80025ac:	025b      	lsls	r3, r3, #9
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	0018      	movs	r0, r3
 80025b2:	f7fd fda9 	bl	8000108 <__udivsi3>
 80025b6:	0003      	movs	r3, r0
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	e023      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025bc:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <HAL_RCC_GetSysClockFreq+0xf4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2210      	movs	r2, #16
 80025c2:	4013      	ands	r3, r2
 80025c4:	d00f      	beq.n	80025e6 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80025c6:	68b9      	ldr	r1, [r7, #8]
 80025c8:	000a      	movs	r2, r1
 80025ca:	0152      	lsls	r2, r2, #5
 80025cc:	1a52      	subs	r2, r2, r1
 80025ce:	0193      	lsls	r3, r2, #6
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	185b      	adds	r3, r3, r1
 80025d6:	021b      	lsls	r3, r3, #8
 80025d8:	6879      	ldr	r1, [r7, #4]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd94 	bl	8000108 <__udivsi3>
 80025e0:	0003      	movs	r3, r0
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	e00e      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80025e6:	68b9      	ldr	r1, [r7, #8]
 80025e8:	000a      	movs	r2, r1
 80025ea:	0152      	lsls	r2, r2, #5
 80025ec:	1a52      	subs	r2, r2, r1
 80025ee:	0193      	lsls	r3, r2, #6
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	185b      	adds	r3, r3, r1
 80025f6:	029b      	lsls	r3, r3, #10
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	0018      	movs	r0, r3
 80025fc:	f7fd fd84 	bl	8000108 <__udivsi3>
 8002600:	0003      	movs	r3, r0
 8002602:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	613b      	str	r3, [r7, #16]
      break;
 8002608:	e00d      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800260a:	4b09      	ldr	r3, [pc, #36]	; (8002630 <HAL_RCC_GetSysClockFreq+0xf4>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	0b5b      	lsrs	r3, r3, #13
 8002610:	2207      	movs	r2, #7
 8002612:	4013      	ands	r3, r2
 8002614:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	3301      	adds	r3, #1
 800261a:	2280      	movs	r2, #128	; 0x80
 800261c:	0212      	lsls	r2, r2, #8
 800261e:	409a      	lsls	r2, r3
 8002620:	0013      	movs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
      break;
 8002624:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002626:	693b      	ldr	r3, [r7, #16]
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b006      	add	sp, #24
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40021000 	.word	0x40021000
 8002634:	003d0900 	.word	0x003d0900
 8002638:	00f42400 	.word	0x00f42400
 800263c:	007a1200 	.word	0x007a1200
 8002640:	08003adc 	.word	0x08003adc

08002644 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e059      	b.n	800270a <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2251      	movs	r2, #81	; 0x51
 8002660:	5c9b      	ldrb	r3, [r3, r2]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d107      	bne.n	8002678 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2250      	movs	r2, #80	; 0x50
 800266c:	2100      	movs	r1, #0
 800266e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	0018      	movs	r0, r3
 8002674:	f7fe fe1e 	bl	80012b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2251      	movs	r2, #81	; 0x51
 800267c:	2102      	movs	r1, #2
 800267e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2140      	movs	r1, #64	; 0x40
 800268c:	438a      	bics	r2, r1
 800268e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	431a      	orrs	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	431a      	orrs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6999      	ldr	r1, [r3, #24]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	400b      	ands	r3, r1
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	431a      	orrs	r2, r3
 80026c4:	0011      	movs	r1, r2
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	0c1b      	lsrs	r3, r3, #16
 80026d8:	2204      	movs	r2, #4
 80026da:	4013      	ands	r3, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	69da      	ldr	r2, [r3, #28]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4907      	ldr	r1, [pc, #28]	; (8002714 <HAL_SPI_Init+0xd0>)
 80026f6:	400a      	ands	r2, r1
 80026f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2251      	movs	r2, #81	; 0x51
 8002704:	2101      	movs	r1, #1
 8002706:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	0018      	movs	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	b002      	add	sp, #8
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	fffff7ff 	.word	0xfffff7ff

08002718 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	603b      	str	r3, [r7, #0]
 8002724:	1dbb      	adds	r3, r7, #6
 8002726:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002728:	231f      	movs	r3, #31
 800272a:	18fb      	adds	r3, r7, r3
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2250      	movs	r2, #80	; 0x50
 8002734:	5c9b      	ldrb	r3, [r3, r2]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d101      	bne.n	800273e <HAL_SPI_Transmit+0x26>
 800273a:	2302      	movs	r3, #2
 800273c:	e136      	b.n	80029ac <HAL_SPI_Transmit+0x294>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2250      	movs	r2, #80	; 0x50
 8002742:	2101      	movs	r1, #1
 8002744:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002746:	f7fe ff6d 	bl	8001624 <HAL_GetTick>
 800274a:	0003      	movs	r3, r0
 800274c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800274e:	2316      	movs	r3, #22
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	1dba      	adds	r2, r7, #6
 8002754:	8812      	ldrh	r2, [r2, #0]
 8002756:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2251      	movs	r2, #81	; 0x51
 800275c:	5c9b      	ldrb	r3, [r3, r2]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b01      	cmp	r3, #1
 8002762:	d004      	beq.n	800276e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002764:	231f      	movs	r3, #31
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	2202      	movs	r2, #2
 800276a:	701a      	strb	r2, [r3, #0]
    goto error;
 800276c:	e113      	b.n	8002996 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_SPI_Transmit+0x64>
 8002774:	1dbb      	adds	r3, r7, #6
 8002776:	881b      	ldrh	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d104      	bne.n	8002786 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800277c:	231f      	movs	r3, #31
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
    goto error;
 8002784:	e107      	b.n	8002996 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2251      	movs	r2, #81	; 0x51
 800278a:	2103      	movs	r1, #3
 800278c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1dba      	adds	r2, r7, #6
 800279e:	8812      	ldrh	r2, [r2, #0]
 80027a0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	1dba      	adds	r2, r7, #6
 80027a6:	8812      	ldrh	r2, [r2, #0]
 80027a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d108      	bne.n	80027e6 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2180      	movs	r1, #128	; 0x80
 80027e0:	01c9      	lsls	r1, r1, #7
 80027e2:	430a      	orrs	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2240      	movs	r2, #64	; 0x40
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b40      	cmp	r3, #64	; 0x40
 80027f2:	d007      	beq.n	8002804 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2140      	movs	r1, #64	; 0x40
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	429a      	cmp	r2, r3
 800280e:	d14e      	bne.n	80028ae <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d004      	beq.n	8002822 <HAL_SPI_Transmit+0x10a>
 8002818:	2316      	movs	r3, #22
 800281a:	18fb      	adds	r3, r7, r3
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d13f      	bne.n	80028a2 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	881a      	ldrh	r2, [r3, #0]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	1c9a      	adds	r2, r3, #2
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800283c:	b29b      	uxth	r3, r3
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002846:	e02c      	b.n	80028a2 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2202      	movs	r2, #2
 8002850:	4013      	ands	r3, r2
 8002852:	2b02      	cmp	r3, #2
 8002854:	d112      	bne.n	800287c <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	881a      	ldrh	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	1c9a      	adds	r2, r3, #2
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002870:	b29b      	uxth	r3, r3
 8002872:	3b01      	subs	r3, #1
 8002874:	b29a      	uxth	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	86da      	strh	r2, [r3, #54]	; 0x36
 800287a:	e012      	b.n	80028a2 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800287c:	f7fe fed2 	bl	8001624 <HAL_GetTick>
 8002880:	0002      	movs	r2, r0
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d802      	bhi.n	8002892 <HAL_SPI_Transmit+0x17a>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	d102      	bne.n	8002898 <HAL_SPI_Transmit+0x180>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d104      	bne.n	80028a2 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8002898:	231f      	movs	r3, #31
 800289a:	18fb      	adds	r3, r7, r3
 800289c:	2203      	movs	r2, #3
 800289e:	701a      	strb	r2, [r3, #0]
          goto error;
 80028a0:	e079      	b.n	8002996 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1cd      	bne.n	8002848 <HAL_SPI_Transmit+0x130>
 80028ac:	e04f      	b.n	800294e <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d004      	beq.n	80028c0 <HAL_SPI_Transmit+0x1a8>
 80028b6:	2316      	movs	r3, #22
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d141      	bne.n	8002944 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	330c      	adds	r3, #12
 80028ca:	7812      	ldrb	r2, [r2, #0]
 80028cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	1c5a      	adds	r2, r3, #1
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80028e6:	e02d      	b.n	8002944 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2202      	movs	r2, #2
 80028f0:	4013      	ands	r3, r2
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d113      	bne.n	800291e <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	330c      	adds	r3, #12
 8002900:	7812      	ldrb	r2, [r2, #0]
 8002902:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002908:	1c5a      	adds	r2, r3, #1
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002912:	b29b      	uxth	r3, r3
 8002914:	3b01      	subs	r3, #1
 8002916:	b29a      	uxth	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	86da      	strh	r2, [r3, #54]	; 0x36
 800291c:	e012      	b.n	8002944 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800291e:	f7fe fe81 	bl	8001624 <HAL_GetTick>
 8002922:	0002      	movs	r2, r0
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d802      	bhi.n	8002934 <HAL_SPI_Transmit+0x21c>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	3301      	adds	r3, #1
 8002932:	d102      	bne.n	800293a <HAL_SPI_Transmit+0x222>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d104      	bne.n	8002944 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800293a:	231f      	movs	r3, #31
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	2203      	movs	r2, #3
 8002940:	701a      	strb	r2, [r3, #0]
          goto error;
 8002942:	e028      	b.n	8002996 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002948:	b29b      	uxth	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1cc      	bne.n	80028e8 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	6839      	ldr	r1, [r7, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	0018      	movs	r0, r3
 8002956:	f000 fbe1 	bl	800311c <SPI_EndRxTxTransaction>
 800295a:	1e03      	subs	r3, r0, #0
 800295c:	d002      	beq.n	8002964 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10a      	bne.n	8002982 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800296c:	2300      	movs	r3, #0
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002986:	2b00      	cmp	r3, #0
 8002988:	d004      	beq.n	8002994 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 800298a:	231f      	movs	r3, #31
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	2201      	movs	r2, #1
 8002990:	701a      	strb	r2, [r3, #0]
 8002992:	e000      	b.n	8002996 <HAL_SPI_Transmit+0x27e>
  }

error:
 8002994:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2251      	movs	r2, #81	; 0x51
 800299a:	2101      	movs	r1, #1
 800299c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2250      	movs	r2, #80	; 0x50
 80029a2:	2100      	movs	r1, #0
 80029a4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80029a6:	231f      	movs	r3, #31
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	781b      	ldrb	r3, [r3, #0]
}
 80029ac:	0018      	movs	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b008      	add	sp, #32
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b4:	b590      	push	{r4, r7, lr}
 80029b6:	b089      	sub	sp, #36	; 0x24
 80029b8:	af02      	add	r7, sp, #8
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	1dbb      	adds	r3, r7, #6
 80029c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80029c4:	2317      	movs	r3, #23
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	2382      	movs	r3, #130	; 0x82
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d113      	bne.n	8002a00 <HAL_SPI_Receive+0x4c>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10f      	bne.n	8002a00 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2251      	movs	r2, #81	; 0x51
 80029e4:	2104      	movs	r1, #4
 80029e6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80029e8:	1dbb      	adds	r3, r7, #6
 80029ea:	881c      	ldrh	r4, [r3, #0]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	0023      	movs	r3, r4
 80029f8:	f000 f8fa 	bl	8002bf0 <HAL_SPI_TransmitReceive>
 80029fc:	0003      	movs	r3, r0
 80029fe:	e0f1      	b.n	8002be4 <HAL_SPI_Receive+0x230>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2250      	movs	r2, #80	; 0x50
 8002a04:	5c9b      	ldrb	r3, [r3, r2]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_SPI_Receive+0x5a>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e0ea      	b.n	8002be4 <HAL_SPI_Receive+0x230>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2250      	movs	r2, #80	; 0x50
 8002a12:	2101      	movs	r1, #1
 8002a14:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a16:	f7fe fe05 	bl	8001624 <HAL_GetTick>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2251      	movs	r2, #81	; 0x51
 8002a22:	5c9b      	ldrb	r3, [r3, r2]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d004      	beq.n	8002a34 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8002a2a:	2317      	movs	r3, #23
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	2202      	movs	r2, #2
 8002a30:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a32:	e0cc      	b.n	8002bce <HAL_SPI_Receive+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_SPI_Receive+0x8e>
 8002a3a:	1dbb      	adds	r3, r7, #6
 8002a3c:	881b      	ldrh	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d104      	bne.n	8002a4c <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8002a42:	2317      	movs	r3, #23
 8002a44:	18fb      	adds	r3, r7, r3
 8002a46:	2201      	movs	r2, #1
 8002a48:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a4a:	e0c0      	b.n	8002bce <HAL_SPI_Receive+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2251      	movs	r2, #81	; 0x51
 8002a50:	2104      	movs	r1, #4
 8002a52:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	1dba      	adds	r2, r7, #6
 8002a64:	8812      	ldrh	r2, [r2, #0]
 8002a66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1dba      	adds	r2, r7, #6
 8002a6c:	8812      	ldrh	r2, [r2, #0]
 8002a6e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	021b      	lsls	r3, r3, #8
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d107      	bne.n	8002aaa <HAL_SPI_Receive+0xf6>
  {
    SPI_1LINE_RX(hspi);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4951      	ldr	r1, [pc, #324]	; (8002bec <HAL_SPI_Receive+0x238>)
 8002aa6:	400a      	ands	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2240      	movs	r2, #64	; 0x40
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b40      	cmp	r3, #64	; 0x40
 8002ab6:	d007      	beq.n	8002ac8 <HAL_SPI_Receive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2140      	movs	r1, #64	; 0x40
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d164      	bne.n	8002b9a <HAL_SPI_Receive+0x1e6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002ad0:	e02f      	b.n	8002b32 <HAL_SPI_Receive+0x17e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d115      	bne.n	8002b0c <HAL_SPI_Receive+0x158>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	330c      	adds	r3, #12
 8002ae6:	001a      	movs	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aec:	7812      	ldrb	r2, [r2, #0]
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	3b01      	subs	r3, #1
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b0a:	e012      	b.n	8002b32 <HAL_SPI_Receive+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b0c:	f7fe fd8a 	bl	8001624 <HAL_GetTick>
 8002b10:	0002      	movs	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d802      	bhi.n	8002b22 <HAL_SPI_Receive+0x16e>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	d102      	bne.n	8002b28 <HAL_SPI_Receive+0x174>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d104      	bne.n	8002b32 <HAL_SPI_Receive+0x17e>
        {
          errorcode = HAL_TIMEOUT;
 8002b28:	2317      	movs	r3, #23
 8002b2a:	18fb      	adds	r3, r7, r3
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	701a      	strb	r2, [r3, #0]
          goto error;
 8002b30:	e04d      	b.n	8002bce <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1ca      	bne.n	8002ad2 <HAL_SPI_Receive+0x11e>
 8002b3c:	e032      	b.n	8002ba4 <HAL_SPI_Receive+0x1f0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2201      	movs	r2, #1
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d113      	bne.n	8002b74 <HAL_SPI_Receive+0x1c0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b56:	b292      	uxth	r2, r2
 8002b58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5e:	1c9a      	adds	r2, r3, #2
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b72:	e012      	b.n	8002b9a <HAL_SPI_Receive+0x1e6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b74:	f7fe fd56 	bl	8001624 <HAL_GetTick>
 8002b78:	0002      	movs	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	683a      	ldr	r2, [r7, #0]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d802      	bhi.n	8002b8a <HAL_SPI_Receive+0x1d6>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	3301      	adds	r3, #1
 8002b88:	d102      	bne.n	8002b90 <HAL_SPI_Receive+0x1dc>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d104      	bne.n	8002b9a <HAL_SPI_Receive+0x1e6>
        {
          errorcode = HAL_TIMEOUT;
 8002b90:	2317      	movs	r3, #23
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2203      	movs	r2, #3
 8002b96:	701a      	strb	r2, [r3, #0]
          goto error;
 8002b98:	e019      	b.n	8002bce <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1cc      	bne.n	8002b3e <HAL_SPI_Receive+0x18a>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	6839      	ldr	r1, [r7, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	0018      	movs	r0, r3
 8002bac:	f000 fa4c 	bl	8003048 <SPI_EndRxTransaction>
 8002bb0:	1e03      	subs	r3, r0, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_SPI_Receive+0x206>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d004      	beq.n	8002bcc <HAL_SPI_Receive+0x218>
  {
    errorcode = HAL_ERROR;
 8002bc2:	2317      	movs	r3, #23
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	701a      	strb	r2, [r3, #0]
 8002bca:	e000      	b.n	8002bce <HAL_SPI_Receive+0x21a>
  }

error :
 8002bcc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2251      	movs	r2, #81	; 0x51
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2250      	movs	r2, #80	; 0x50
 8002bda:	2100      	movs	r1, #0
 8002bdc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002bde:	2317      	movs	r3, #23
 8002be0:	18fb      	adds	r3, r7, r3
 8002be2:	781b      	ldrb	r3, [r3, #0]
}
 8002be4:	0018      	movs	r0, r3
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b007      	add	sp, #28
 8002bea:	bd90      	pop	{r4, r7, pc}
 8002bec:	ffffbfff 	.word	0xffffbfff

08002bf0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08c      	sub	sp, #48	; 0x30
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
 8002bfc:	001a      	movs	r2, r3
 8002bfe:	1cbb      	adds	r3, r7, #2
 8002c00:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c02:	2301      	movs	r3, #1
 8002c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c06:	232b      	movs	r3, #43	; 0x2b
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2250      	movs	r2, #80	; 0x50
 8002c12:	5c9b      	ldrb	r3, [r3, r2]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_SPI_TransmitReceive+0x2c>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e1a1      	b.n	8002f60 <HAL_SPI_TransmitReceive+0x370>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2250      	movs	r2, #80	; 0x50
 8002c20:	2101      	movs	r1, #1
 8002c22:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c24:	f7fe fcfe 	bl	8001624 <HAL_GetTick>
 8002c28:	0003      	movs	r3, r0
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c2c:	2023      	movs	r0, #35	; 0x23
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	2151      	movs	r1, #81	; 0x51
 8002c34:	5c52      	ldrb	r2, [r2, r1]
 8002c36:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002c3e:	231a      	movs	r3, #26
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	1cba      	adds	r2, r7, #2
 8002c44:	8812      	ldrh	r2, [r2, #0]
 8002c46:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c48:	183b      	adds	r3, r7, r0
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d012      	beq.n	8002c76 <HAL_SPI_TransmitReceive+0x86>
 8002c50:	69fa      	ldr	r2, [r7, #28]
 8002c52:	2382      	movs	r3, #130	; 0x82
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d108      	bne.n	8002c6c <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d104      	bne.n	8002c6c <HAL_SPI_TransmitReceive+0x7c>
 8002c62:	2323      	movs	r3, #35	; 0x23
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d004      	beq.n	8002c76 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8002c6c:	232b      	movs	r3, #43	; 0x2b
 8002c6e:	18fb      	adds	r3, r7, r3
 8002c70:	2202      	movs	r2, #2
 8002c72:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c74:	e169      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d006      	beq.n	8002c8a <HAL_SPI_TransmitReceive+0x9a>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_SPI_TransmitReceive+0x9a>
 8002c82:	1cbb      	adds	r3, r7, #2
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d104      	bne.n	8002c94 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 8002c8a:	232b      	movs	r3, #43	; 0x2b
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	2201      	movs	r2, #1
 8002c90:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c92:	e15a      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2251      	movs	r2, #81	; 0x51
 8002c98:	5c9b      	ldrb	r3, [r3, r2]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b04      	cmp	r3, #4
 8002c9e:	d003      	beq.n	8002ca8 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2251      	movs	r2, #81	; 0x51
 8002ca4:	2105      	movs	r1, #5
 8002ca6:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1cba      	adds	r2, r7, #2
 8002cb8:	8812      	ldrh	r2, [r2, #0]
 8002cba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1cba      	adds	r2, r7, #2
 8002cc0:	8812      	ldrh	r2, [r2, #0]
 8002cc2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1cba      	adds	r2, r7, #2
 8002cce:	8812      	ldrh	r2, [r2, #0]
 8002cd0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	1cba      	adds	r2, r7, #2
 8002cd6:	8812      	ldrh	r2, [r2, #0]
 8002cd8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2240      	movs	r2, #64	; 0x40
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b40      	cmp	r3, #64	; 0x40
 8002cf2:	d007      	beq.n	8002d04 <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2140      	movs	r1, #64	; 0x40
 8002d00:	430a      	orrs	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	2380      	movs	r3, #128	; 0x80
 8002d0a:	011b      	lsls	r3, r3, #4
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d000      	beq.n	8002d12 <HAL_SPI_TransmitReceive+0x122>
 8002d10:	e07a      	b.n	8002e08 <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d004      	beq.n	8002d24 <HAL_SPI_TransmitReceive+0x134>
 8002d1a:	231a      	movs	r3, #26
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	881b      	ldrh	r3, [r3, #0]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d166      	bne.n	8002df2 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d28:	881a      	ldrh	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	1c9a      	adds	r2, r3, #2
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d48:	e053      	b.n	8002df2 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2202      	movs	r2, #2
 8002d52:	4013      	ands	r3, r2
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d11b      	bne.n	8002d90 <HAL_SPI_TransmitReceive+0x1a0>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d016      	beq.n	8002d90 <HAL_SPI_TransmitReceive+0x1a0>
 8002d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d113      	bne.n	8002d90 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	881a      	ldrh	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d78:	1c9a      	adds	r2, r3, #2
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2201      	movs	r2, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d119      	bne.n	8002dd2 <HAL_SPI_TransmitReceive+0x1e2>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d014      	beq.n	8002dd2 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db2:	b292      	uxth	r2, r2
 8002db4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dba:	1c9a      	adds	r2, r3, #2
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002dd2:	f7fe fc27 	bl	8001624 <HAL_GetTick>
 8002dd6:	0002      	movs	r2, r0
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d807      	bhi.n	8002df2 <HAL_SPI_TransmitReceive+0x202>
 8002de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de4:	3301      	adds	r3, #1
 8002de6:	d004      	beq.n	8002df2 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 8002de8:	232b      	movs	r3, #43	; 0x2b
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2203      	movs	r2, #3
 8002dee:	701a      	strb	r2, [r3, #0]
        goto error;
 8002df0:	e0ab      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1a6      	bne.n	8002d4a <HAL_SPI_TransmitReceive+0x15a>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1a1      	bne.n	8002d4a <HAL_SPI_TransmitReceive+0x15a>
 8002e06:	e07f      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <HAL_SPI_TransmitReceive+0x22c>
 8002e10:	231a      	movs	r3, #26
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d000      	beq.n	8002e1c <HAL_SPI_TransmitReceive+0x22c>
 8002e1a:	e06b      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	330c      	adds	r3, #12
 8002e26:	7812      	ldrb	r2, [r2, #0]
 8002e28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	1c5a      	adds	r2, r3, #1
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e42:	e057      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d11c      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x29c>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d017      	beq.n	8002e8c <HAL_SPI_TransmitReceive+0x29c>
 8002e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d114      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	330c      	adds	r3, #12
 8002e6c:	7812      	ldrb	r2, [r2, #0]
 8002e6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	1c5a      	adds	r2, r3, #1
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2201      	movs	r2, #1
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d119      	bne.n	8002ece <HAL_SPI_TransmitReceive+0x2de>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d014      	beq.n	8002ece <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68da      	ldr	r2, [r3, #12]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ece:	f7fe fba9 	bl	8001624 <HAL_GetTick>
 8002ed2:	0002      	movs	r2, r0
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d802      	bhi.n	8002ee4 <HAL_SPI_TransmitReceive+0x2f4>
 8002ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	d102      	bne.n	8002eea <HAL_SPI_TransmitReceive+0x2fa>
 8002ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d104      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 8002eea:	232b      	movs	r3, #43	; 0x2b
 8002eec:	18fb      	adds	r3, r7, r3
 8002eee:	2203      	movs	r2, #3
 8002ef0:	701a      	strb	r2, [r3, #0]
        goto error;
 8002ef2:	e02a      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1a2      	bne.n	8002e44 <HAL_SPI_TransmitReceive+0x254>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d19d      	bne.n	8002e44 <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f000 f904 	bl	800311c <SPI_EndRxTxTransaction>
 8002f14:	1e03      	subs	r3, r0, #0
 8002f16:	d007      	beq.n	8002f28 <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 8002f18:	232b      	movs	r3, #43	; 0x2b
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002f26:	e010      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10b      	bne.n	8002f48 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	e000      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 8002f48:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2251      	movs	r2, #81	; 0x51
 8002f4e:	2101      	movs	r1, #1
 8002f50:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2250      	movs	r2, #80	; 0x50
 8002f56:	2100      	movs	r1, #0
 8002f58:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002f5a:	232b      	movs	r3, #43	; 0x2b
 8002f5c:	18fb      	adds	r3, r7, r3
 8002f5e:	781b      	ldrb	r3, [r3, #0]
}
 8002f60:	0018      	movs	r0, r3
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b00c      	add	sp, #48	; 0x30
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	1dfb      	adds	r3, r7, #7
 8002f76:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f78:	e050      	b.n	800301c <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	d04d      	beq.n	800301c <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002f80:	f7fe fb50 	bl	8001624 <HAL_GetTick>
 8002f84:	0002      	movs	r2, r0
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d902      	bls.n	8002f96 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d142      	bne.n	800301c <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	21e0      	movs	r1, #224	; 0xe0
 8002fa2:	438a      	bics	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	2382      	movs	r3, #130	; 0x82
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d113      	bne.n	8002fda <SPI_WaitFlagStateUntilTimeout+0x72>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	2380      	movs	r3, #128	; 0x80
 8002fb8:	021b      	lsls	r3, r3, #8
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d005      	beq.n	8002fca <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	2380      	movs	r3, #128	; 0x80
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d107      	bne.n	8002fda <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2140      	movs	r1, #64	; 0x40
 8002fd6:	438a      	bics	r2, r1
 8002fd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	019b      	lsls	r3, r3, #6
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d110      	bne.n	8003008 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4914      	ldr	r1, [pc, #80]	; (8003044 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8002ff2:	400a      	ands	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2180      	movs	r1, #128	; 0x80
 8003002:	0189      	lsls	r1, r1, #6
 8003004:	430a      	orrs	r2, r1
 8003006:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2251      	movs	r2, #81	; 0x51
 800300c:	2101      	movs	r1, #1
 800300e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2250      	movs	r2, #80	; 0x50
 8003014:	2100      	movs	r1, #0
 8003016:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e00f      	b.n	800303c <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	4013      	ands	r3, r2
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	425a      	negs	r2, r3
 800302c:	4153      	adcs	r3, r2
 800302e:	b2db      	uxtb	r3, r3
 8003030:	001a      	movs	r2, r3
 8003032:	1dfb      	adds	r3, r7, #7
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d19f      	bne.n	8002f7a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bd80      	pop	{r7, pc}
 8003044:	ffffdfff 	.word	0xffffdfff

08003048 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af02      	add	r7, sp, #8
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	2382      	movs	r3, #130	; 0x82
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	429a      	cmp	r2, r3
 800305e:	d113      	bne.n	8003088 <SPI_EndRxTransaction+0x40>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	2380      	movs	r3, #128	; 0x80
 8003066:	021b      	lsls	r3, r3, #8
 8003068:	429a      	cmp	r2, r3
 800306a:	d005      	beq.n	8003078 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	429a      	cmp	r2, r3
 8003076:	d107      	bne.n	8003088 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2140      	movs	r1, #64	; 0x40
 8003084:	438a      	bics	r2, r1
 8003086:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	2382      	movs	r3, #130	; 0x82
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	429a      	cmp	r2, r3
 8003092:	d12b      	bne.n	80030ec <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	2380      	movs	r3, #128	; 0x80
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	429a      	cmp	r2, r3
 800309e:	d012      	beq.n	80030c6 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	0013      	movs	r3, r2
 80030aa:	2200      	movs	r2, #0
 80030ac:	2180      	movs	r1, #128	; 0x80
 80030ae:	f7ff ff5b 	bl	8002f68 <SPI_WaitFlagStateUntilTimeout>
 80030b2:	1e03      	subs	r3, r0, #0
 80030b4:	d02d      	beq.n	8003112 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ba:	2220      	movs	r2, #32
 80030bc:	431a      	orrs	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e026      	b.n	8003114 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	0013      	movs	r3, r2
 80030d0:	2200      	movs	r2, #0
 80030d2:	2101      	movs	r1, #1
 80030d4:	f7ff ff48 	bl	8002f68 <SPI_WaitFlagStateUntilTimeout>
 80030d8:	1e03      	subs	r3, r0, #0
 80030da:	d01a      	beq.n	8003112 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e0:	2220      	movs	r2, #32
 80030e2:	431a      	orrs	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e013      	b.n	8003114 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	0013      	movs	r3, r2
 80030f6:	2200      	movs	r2, #0
 80030f8:	2101      	movs	r1, #1
 80030fa:	f7ff ff35 	bl	8002f68 <SPI_WaitFlagStateUntilTimeout>
 80030fe:	1e03      	subs	r3, r0, #0
 8003100:	d007      	beq.n	8003112 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003106:	2220      	movs	r2, #32
 8003108:	431a      	orrs	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e000      	b.n	8003114 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	0018      	movs	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	b004      	add	sp, #16
 800311a:	bd80      	pop	{r7, pc}

0800311c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	2382      	movs	r3, #130	; 0x82
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	429a      	cmp	r2, r3
 8003132:	d112      	bne.n	800315a <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	0013      	movs	r3, r2
 800313e:	2200      	movs	r2, #0
 8003140:	2180      	movs	r1, #128	; 0x80
 8003142:	f7ff ff11 	bl	8002f68 <SPI_WaitFlagStateUntilTimeout>
 8003146:	1e03      	subs	r3, r0, #0
 8003148:	d020      	beq.n	800318c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314e:	2220      	movs	r2, #32
 8003150:	431a      	orrs	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e019      	b.n	800318e <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2251      	movs	r2, #81	; 0x51
 800315e:	5c9b      	ldrb	r3, [r3, r2]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b05      	cmp	r3, #5
 8003164:	d112      	bne.n	800318c <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	0013      	movs	r3, r2
 8003170:	2200      	movs	r2, #0
 8003172:	2101      	movs	r1, #1
 8003174:	f7ff fef8 	bl	8002f68 <SPI_WaitFlagStateUntilTimeout>
 8003178:	1e03      	subs	r3, r0, #0
 800317a:	d007      	beq.n	800318c <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003180:	2220      	movs	r2, #32
 8003182:	431a      	orrs	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e000      	b.n	800318e <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b004      	add	sp, #16
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b082      	sub	sp, #8
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e01e      	b.n	80031e6 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2239      	movs	r2, #57	; 0x39
 80031ac:	5c9b      	ldrb	r3, [r3, r2]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d107      	bne.n	80031c4 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2238      	movs	r2, #56	; 0x38
 80031b8:	2100      	movs	r1, #0
 80031ba:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	0018      	movs	r0, r3
 80031c0:	f7fe f8e0 	bl	8001384 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2239      	movs	r2, #57	; 0x39
 80031c8:	2102      	movs	r1, #2
 80031ca:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3304      	adds	r3, #4
 80031d4:	0019      	movs	r1, r3
 80031d6:	0010      	movs	r0, r2
 80031d8:	f000 fa40 	bl	800365c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2239      	movs	r2, #57	; 0x39
 80031e0:	2101      	movs	r1, #1
 80031e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b002      	add	sp, #8
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b084      	sub	sp, #16
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2101      	movs	r1, #1
 8003202:	430a      	orrs	r2, r1
 8003204:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	2207      	movs	r2, #7
 800320e:	4013      	ands	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2b06      	cmp	r3, #6
 8003216:	d007      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2101      	movs	r1, #1
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	0018      	movs	r0, r3
 800322c:	46bd      	mov	sp, r7
 800322e:	b004      	add	sp, #16
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	2202      	movs	r2, #2
 8003242:	4013      	ands	r3, r2
 8003244:	2b02      	cmp	r3, #2
 8003246:	d124      	bne.n	8003292 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	2202      	movs	r2, #2
 8003250:	4013      	ands	r3, r2
 8003252:	2b02      	cmp	r3, #2
 8003254:	d11d      	bne.n	8003292 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2203      	movs	r2, #3
 800325c:	4252      	negs	r2, r2
 800325e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2203      	movs	r2, #3
 800326e:	4013      	ands	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	0018      	movs	r0, r3
 8003276:	f000 f9d9 	bl	800362c <HAL_TIM_IC_CaptureCallback>
 800327a:	e007      	b.n	800328c <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	0018      	movs	r0, r3
 8003280:	f000 f9cc 	bl	800361c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	0018      	movs	r0, r3
 8003288:	f000 f9d8 	bl	800363c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	2204      	movs	r2, #4
 800329a:	4013      	ands	r3, r2
 800329c:	2b04      	cmp	r3, #4
 800329e:	d125      	bne.n	80032ec <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2204      	movs	r2, #4
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d11e      	bne.n	80032ec <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2205      	movs	r2, #5
 80032b4:	4252      	negs	r2, r2
 80032b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	699a      	ldr	r2, [r3, #24]
 80032c4:	23c0      	movs	r3, #192	; 0xc0
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4013      	ands	r3, r2
 80032ca:	d004      	beq.n	80032d6 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f9ac 	bl	800362c <HAL_TIM_IC_CaptureCallback>
 80032d4:	e007      	b.n	80032e6 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	0018      	movs	r0, r3
 80032da:	f000 f99f 	bl	800361c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f000 f9ab 	bl	800363c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	2208      	movs	r2, #8
 80032f4:	4013      	ands	r3, r2
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	d124      	bne.n	8003344 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	2208      	movs	r2, #8
 8003302:	4013      	ands	r3, r2
 8003304:	2b08      	cmp	r3, #8
 8003306:	d11d      	bne.n	8003344 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2209      	movs	r2, #9
 800330e:	4252      	negs	r2, r2
 8003310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2204      	movs	r2, #4
 8003316:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	2203      	movs	r2, #3
 8003320:	4013      	ands	r3, r2
 8003322:	d004      	beq.n	800332e <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	0018      	movs	r0, r3
 8003328:	f000 f980 	bl	800362c <HAL_TIM_IC_CaptureCallback>
 800332c:	e007      	b.n	800333e <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	0018      	movs	r0, r3
 8003332:	f000 f973 	bl	800361c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	0018      	movs	r0, r3
 800333a:	f000 f97f 	bl	800363c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	2210      	movs	r2, #16
 800334c:	4013      	ands	r3, r2
 800334e:	2b10      	cmp	r3, #16
 8003350:	d125      	bne.n	800339e <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2210      	movs	r2, #16
 800335a:	4013      	ands	r3, r2
 800335c:	2b10      	cmp	r3, #16
 800335e:	d11e      	bne.n	800339e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2211      	movs	r2, #17
 8003366:	4252      	negs	r2, r2
 8003368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2208      	movs	r2, #8
 800336e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	69da      	ldr	r2, [r3, #28]
 8003376:	23c0      	movs	r3, #192	; 0xc0
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4013      	ands	r3, r2
 800337c:	d004      	beq.n	8003388 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	0018      	movs	r0, r3
 8003382:	f000 f953 	bl	800362c <HAL_TIM_IC_CaptureCallback>
 8003386:	e007      	b.n	8003398 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	0018      	movs	r0, r3
 800338c:	f000 f946 	bl	800361c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	0018      	movs	r0, r3
 8003394:	f000 f952 	bl	800363c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	2201      	movs	r2, #1
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d10f      	bne.n	80033cc <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	2201      	movs	r2, #1
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d108      	bne.n	80033cc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2202      	movs	r2, #2
 80033c0:	4252      	negs	r2, r2
 80033c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	0018      	movs	r0, r3
 80033c8:	f000 f920 	bl	800360c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2240      	movs	r2, #64	; 0x40
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b40      	cmp	r3, #64	; 0x40
 80033d8:	d10f      	bne.n	80033fa <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	2240      	movs	r2, #64	; 0x40
 80033e2:	4013      	ands	r3, r2
 80033e4:	2b40      	cmp	r3, #64	; 0x40
 80033e6:	d108      	bne.n	80033fa <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2241      	movs	r2, #65	; 0x41
 80033ee:	4252      	negs	r2, r2
 80033f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f000 f929 	bl	800364c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b002      	add	sp, #8
 8003400:	bd80      	pop	{r7, pc}
	...

08003404 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2238      	movs	r2, #56	; 0x38
 8003412:	5c9b      	ldrb	r3, [r3, r2]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_TIM_ConfigClockSource+0x18>
 8003418:	2302      	movs	r3, #2
 800341a:	e0ab      	b.n	8003574 <HAL_TIM_ConfigClockSource+0x170>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2238      	movs	r2, #56	; 0x38
 8003420:	2101      	movs	r1, #1
 8003422:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2239      	movs	r2, #57	; 0x39
 8003428:	2102      	movs	r1, #2
 800342a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2277      	movs	r2, #119	; 0x77
 8003438:	4393      	bics	r3, r2
 800343a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4a4f      	ldr	r2, [pc, #316]	; (800357c <HAL_TIM_ConfigClockSource+0x178>)
 8003440:	4013      	ands	r3, r2
 8003442:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b40      	cmp	r3, #64	; 0x40
 8003452:	d100      	bne.n	8003456 <HAL_TIM_ConfigClockSource+0x52>
 8003454:	e06b      	b.n	800352e <HAL_TIM_ConfigClockSource+0x12a>
 8003456:	d80e      	bhi.n	8003476 <HAL_TIM_ConfigClockSource+0x72>
 8003458:	2b10      	cmp	r3, #16
 800345a:	d100      	bne.n	800345e <HAL_TIM_ConfigClockSource+0x5a>
 800345c:	e077      	b.n	800354e <HAL_TIM_ConfigClockSource+0x14a>
 800345e:	d803      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x64>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d100      	bne.n	8003466 <HAL_TIM_ConfigClockSource+0x62>
 8003464:	e073      	b.n	800354e <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003466:	e07c      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003468:	2b20      	cmp	r3, #32
 800346a:	d100      	bne.n	800346e <HAL_TIM_ConfigClockSource+0x6a>
 800346c:	e06f      	b.n	800354e <HAL_TIM_ConfigClockSource+0x14a>
 800346e:	2b30      	cmp	r3, #48	; 0x30
 8003470:	d100      	bne.n	8003474 <HAL_TIM_ConfigClockSource+0x70>
 8003472:	e06c      	b.n	800354e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8003474:	e075      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003476:	2b70      	cmp	r3, #112	; 0x70
 8003478:	d00e      	beq.n	8003498 <HAL_TIM_ConfigClockSource+0x94>
 800347a:	d804      	bhi.n	8003486 <HAL_TIM_ConfigClockSource+0x82>
 800347c:	2b50      	cmp	r3, #80	; 0x50
 800347e:	d036      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0xea>
 8003480:	2b60      	cmp	r3, #96	; 0x60
 8003482:	d044      	beq.n	800350e <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8003484:	e06d      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003486:	2280      	movs	r2, #128	; 0x80
 8003488:	0152      	lsls	r2, r2, #5
 800348a:	4293      	cmp	r3, r2
 800348c:	d068      	beq.n	8003560 <HAL_TIM_ConfigClockSource+0x15c>
 800348e:	2280      	movs	r2, #128	; 0x80
 8003490:	0192      	lsls	r2, r2, #6
 8003492:	4293      	cmp	r3, r2
 8003494:	d017      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8003496:	e064      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6818      	ldr	r0, [r3, #0]
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	6899      	ldr	r1, [r3, #8]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	f000 fa34 	bl	8003914 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2277      	movs	r2, #119	; 0x77
 80034b8:	4313      	orrs	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	609a      	str	r2, [r3, #8]
      break;
 80034c4:	e04d      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	6899      	ldr	r1, [r3, #8]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f000 fa1d 	bl	8003914 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2180      	movs	r1, #128	; 0x80
 80034e6:	01c9      	lsls	r1, r1, #7
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
      break;
 80034ec:	e039      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6859      	ldr	r1, [r3, #4]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	001a      	movs	r2, r3
 80034fc:	f000 f990 	bl	8003820 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2150      	movs	r1, #80	; 0x50
 8003506:	0018      	movs	r0, r3
 8003508:	f000 f9ea 	bl	80038e0 <TIM_ITRx_SetConfig>
      break;
 800350c:	e029      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	6859      	ldr	r1, [r3, #4]
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	001a      	movs	r2, r3
 800351c:	f000 f9ae 	bl	800387c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2160      	movs	r1, #96	; 0x60
 8003526:	0018      	movs	r0, r3
 8003528:	f000 f9da 	bl	80038e0 <TIM_ITRx_SetConfig>
      break;
 800352c:	e019      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	6859      	ldr	r1, [r3, #4]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	001a      	movs	r2, r3
 800353c:	f000 f970 	bl	8003820 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2140      	movs	r1, #64	; 0x40
 8003546:	0018      	movs	r0, r3
 8003548:	f000 f9ca 	bl	80038e0 <TIM_ITRx_SetConfig>
      break;
 800354c:	e009      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	0019      	movs	r1, r3
 8003558:	0010      	movs	r0, r2
 800355a:	f000 f9c1 	bl	80038e0 <TIM_ITRx_SetConfig>
      break;
 800355e:	e000      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003560:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2239      	movs	r2, #57	; 0x39
 8003566:	2101      	movs	r1, #1
 8003568:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2238      	movs	r2, #56	; 0x38
 800356e:	2100      	movs	r1, #0
 8003570:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	0018      	movs	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	b004      	add	sp, #16
 800357a:	bd80      	pop	{r7, pc}
 800357c:	ffff00ff 	.word	0xffff00ff

08003580 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2238      	movs	r2, #56	; 0x38
 800358e:	5c9b      	ldrb	r3, [r3, r2]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003594:	2302      	movs	r3, #2
 8003596:	e032      	b.n	80035fe <HAL_TIM_SlaveConfigSynchro+0x7e>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2238      	movs	r2, #56	; 0x38
 800359c:	2101      	movs	r1, #1
 800359e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2239      	movs	r2, #57	; 0x39
 80035a4:	2102      	movs	r1, #2
 80035a6:	5499      	strb	r1, [r3, r2]

  if(TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	0011      	movs	r1, r2
 80035ae:	0018      	movs	r0, r3
 80035b0:	f000 f8b2 	bl	8003718 <TIM_SlaveTimer_SetConfig>
 80035b4:	1e03      	subs	r3, r0, #0
 80035b6:	d009      	beq.n	80035cc <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
      htim->State = HAL_TIM_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2239      	movs	r2, #57	; 0x39
 80035bc:	2101      	movs	r1, #1
 80035be:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2238      	movs	r2, #56	; 0x38
 80035c4:	2100      	movs	r1, #0
 80035c6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e018      	b.n	80035fe <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2140      	movs	r1, #64	; 0x40
 80035d8:	438a      	bics	r2, r1
 80035da:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4908      	ldr	r1, [pc, #32]	; (8003608 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80035e8:	400a      	ands	r2, r1
 80035ea:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2239      	movs	r2, #57	; 0x39
 80035f0:	2101      	movs	r1, #1
 80035f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2238      	movs	r2, #56	; 0x38
 80035f8:	2100      	movs	r1, #0
 80035fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	0018      	movs	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	b002      	add	sp, #8
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	ffffbfff 	.word	0xffffbfff

0800360c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003614:	46c0      	nop			; (mov r8, r8)
 8003616:	46bd      	mov	sp, r7
 8003618:	b002      	add	sp, #8
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003624:	46c0      	nop			; (mov r8, r8)
 8003626:	46bd      	mov	sp, r7
 8003628:	b002      	add	sp, #8
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003634:	46c0      	nop			; (mov r8, r8)
 8003636:	46bd      	mov	sp, r7
 8003638:	b002      	add	sp, #8
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003644:	46c0      	nop			; (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	b002      	add	sp, #8
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	b002      	add	sp, #8
 800365a:	bd80      	pop	{r7, pc}

0800365c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	05db      	lsls	r3, r3, #23
 8003672:	429a      	cmp	r2, r3
 8003674:	d00b      	beq.n	800368e <TIM_Base_SetConfig+0x32>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a23      	ldr	r2, [pc, #140]	; (8003708 <TIM_Base_SetConfig+0xac>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d007      	beq.n	800368e <TIM_Base_SetConfig+0x32>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a22      	ldr	r2, [pc, #136]	; (800370c <TIM_Base_SetConfig+0xb0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d003      	beq.n	800368e <TIM_Base_SetConfig+0x32>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a21      	ldr	r2, [pc, #132]	; (8003710 <TIM_Base_SetConfig+0xb4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d108      	bne.n	80036a0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2270      	movs	r2, #112	; 0x70
 8003692:	4393      	bics	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	4313      	orrs	r3, r2
 800369e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	2380      	movs	r3, #128	; 0x80
 80036a4:	05db      	lsls	r3, r3, #23
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d00b      	beq.n	80036c2 <TIM_Base_SetConfig+0x66>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a16      	ldr	r2, [pc, #88]	; (8003708 <TIM_Base_SetConfig+0xac>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <TIM_Base_SetConfig+0x66>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a15      	ldr	r2, [pc, #84]	; (800370c <TIM_Base_SetConfig+0xb0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_Base_SetConfig+0x66>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a14      	ldr	r2, [pc, #80]	; (8003710 <TIM_Base_SetConfig+0xb4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d108      	bne.n	80036d4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4a13      	ldr	r2, [pc, #76]	; (8003714 <TIM_Base_SetConfig+0xb8>)
 80036c6:	4013      	ands	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2280      	movs	r2, #128	; 0x80
 80036d8:	4393      	bics	r3, r2
 80036da:	001a      	movs	r2, r3
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	615a      	str	r2, [r3, #20]
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	46bd      	mov	sp, r7
 8003704:	b004      	add	sp, #16
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40000400 	.word	0x40000400
 800370c:	40010800 	.word	0x40010800
 8003710:	40011400 	.word	0x40011400
 8003714:	fffffcff 	.word	0xfffffcff

08003718 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                     TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2270      	movs	r2, #112	; 0x70
 800372e:	4393      	bics	r3, r2
 8003730:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	4313      	orrs	r3, r2
 800373a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	2207      	movs	r2, #7
 8003740:	4393      	bics	r3, r2
 8003742:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	4313      	orrs	r3, r2
 800374c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b30      	cmp	r3, #48	; 0x30
 800375c:	d05a      	beq.n	8003814 <TIM_SlaveTimer_SetConfig+0xfc>
 800375e:	d806      	bhi.n	800376e <TIM_SlaveTimer_SetConfig+0x56>
 8003760:	2b10      	cmp	r3, #16
 8003762:	d057      	beq.n	8003814 <TIM_SlaveTimer_SetConfig+0xfc>
 8003764:	2b20      	cmp	r3, #32
 8003766:	d055      	beq.n	8003814 <TIM_SlaveTimer_SetConfig+0xfc>
 8003768:	2b00      	cmp	r3, #0
 800376a:	d053      	beq.n	8003814 <TIM_SlaveTimer_SetConfig+0xfc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800376c:	e053      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 800376e:	2b50      	cmp	r3, #80	; 0x50
 8003770:	d03c      	beq.n	80037ec <TIM_SlaveTimer_SetConfig+0xd4>
 8003772:	d802      	bhi.n	800377a <TIM_SlaveTimer_SetConfig+0x62>
 8003774:	2b40      	cmp	r3, #64	; 0x40
 8003776:	d010      	beq.n	800379a <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8003778:	e04d      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 800377a:	2b60      	cmp	r3, #96	; 0x60
 800377c:	d040      	beq.n	8003800 <TIM_SlaveTimer_SetConfig+0xe8>
 800377e:	2b70      	cmp	r3, #112	; 0x70
 8003780:	d000      	beq.n	8003784 <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 8003782:	e048      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6818      	ldr	r0, [r3, #0]
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68d9      	ldr	r1, [r3, #12]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f000 f8be 	bl	8003914 <TIM_ETR_SetConfig>
      break;
 8003798:	e03d      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2b05      	cmp	r3, #5
 80037a0:	d101      	bne.n	80037a6 <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e038      	b.n	8003818 <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6a1b      	ldr	r3, [r3, #32]
 80037ac:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6a1a      	ldr	r2, [r3, #32]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2101      	movs	r1, #1
 80037ba:	438a      	bics	r2, r1
 80037bc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	22f0      	movs	r2, #240	; 0xf0
 80037ca:	4393      	bics	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	621a      	str	r2, [r3, #32]
      break;
 80037ea:	e014      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6818      	ldr	r0, [r3, #0]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	6899      	ldr	r1, [r3, #8]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	001a      	movs	r2, r3
 80037fa:	f000 f811 	bl	8003820 <TIM_TI1_ConfigInputStage>
      break;
 80037fe:	e00a      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6818      	ldr	r0, [r3, #0]
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	6899      	ldr	r1, [r3, #8]
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	001a      	movs	r2, r3
 800380e:	f000 f835 	bl	800387c <TIM_TI2_ConfigInputStage>
      break;
 8003812:	e000      	b.n	8003816 <TIM_SlaveTimer_SetConfig+0xfe>
      break;
 8003814:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b006      	add	sp, #24
 800381e:	bd80      	pop	{r7, pc}

08003820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	2201      	movs	r2, #1
 8003838:	4393      	bics	r3, r2
 800383a:	001a      	movs	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	22f0      	movs	r2, #240	; 0xf0
 800384a:	4393      	bics	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4313      	orrs	r3, r2
 8003856:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	220a      	movs	r2, #10
 800385c:	4393      	bics	r3, r2
 800385e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	4313      	orrs	r3, r2
 8003866:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	621a      	str	r2, [r3, #32]
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	b006      	add	sp, #24
 800387a:	bd80      	pop	{r7, pc}

0800387c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	2210      	movs	r2, #16
 800388e:	4393      	bics	r3, r2
 8003890:	001a      	movs	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	4a0d      	ldr	r2, [pc, #52]	; (80038dc <TIM_TI2_ConfigInputStage+0x60>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	031b      	lsls	r3, r3, #12
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	22a0      	movs	r2, #160	; 0xa0
 80038b8:	4393      	bics	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	621a      	str	r2, [r3, #32]
}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b006      	add	sp, #24
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	ffff0fff 	.word	0xffff0fff

080038e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2270      	movs	r2, #112	; 0x70
 80038f4:	4393      	bics	r3, r2
 80038f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	2207      	movs	r2, #7
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	609a      	str	r2, [r3, #8]
}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	46bd      	mov	sp, r7
 800390e:	b004      	add	sp, #16
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	4a09      	ldr	r2, [pc, #36]	; (8003950 <TIM_ETR_SetConfig+0x3c>)
 800392c:	4013      	ands	r3, r2
 800392e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	021a      	lsls	r2, r3, #8
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	431a      	orrs	r2, r3
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	4313      	orrs	r3, r2
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	4313      	orrs	r3, r2
 8003940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	609a      	str	r2, [r3, #8]
}
 8003948:	46c0      	nop			; (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b006      	add	sp, #24
 800394e:	bd80      	pop	{r7, pc}
 8003950:	ffff00ff 	.word	0xffff00ff

08003954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2238      	movs	r2, #56	; 0x38
 8003962:	5c9b      	ldrb	r3, [r3, r2]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003968:	2302      	movs	r3, #2
 800396a:	e032      	b.n	80039d2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2238      	movs	r2, #56	; 0x38
 8003970:	2101      	movs	r1, #1
 8003972:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2239      	movs	r2, #57	; 0x39
 8003978:	2102      	movs	r1, #2
 800397a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2270      	movs	r2, #112	; 0x70
 8003990:	4393      	bics	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	4393      	bics	r3, r2
 80039a4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2239      	movs	r2, #57	; 0x39
 80039c4:	2101      	movs	r1, #1
 80039c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2238      	movs	r2, #56	; 0x38
 80039cc:	2100      	movs	r1, #0
 80039ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	0018      	movs	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	b004      	add	sp, #16
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <__libc_init_array>:
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	2600      	movs	r6, #0
 80039e0:	4d0c      	ldr	r5, [pc, #48]	; (8003a14 <__libc_init_array+0x38>)
 80039e2:	4c0d      	ldr	r4, [pc, #52]	; (8003a18 <__libc_init_array+0x3c>)
 80039e4:	1b64      	subs	r4, r4, r5
 80039e6:	10a4      	asrs	r4, r4, #2
 80039e8:	42a6      	cmp	r6, r4
 80039ea:	d109      	bne.n	8003a00 <__libc_init_array+0x24>
 80039ec:	2600      	movs	r6, #0
 80039ee:	f000 f821 	bl	8003a34 <_init>
 80039f2:	4d0a      	ldr	r5, [pc, #40]	; (8003a1c <__libc_init_array+0x40>)
 80039f4:	4c0a      	ldr	r4, [pc, #40]	; (8003a20 <__libc_init_array+0x44>)
 80039f6:	1b64      	subs	r4, r4, r5
 80039f8:	10a4      	asrs	r4, r4, #2
 80039fa:	42a6      	cmp	r6, r4
 80039fc:	d105      	bne.n	8003a0a <__libc_init_array+0x2e>
 80039fe:	bd70      	pop	{r4, r5, r6, pc}
 8003a00:	00b3      	lsls	r3, r6, #2
 8003a02:	58eb      	ldr	r3, [r5, r3]
 8003a04:	4798      	blx	r3
 8003a06:	3601      	adds	r6, #1
 8003a08:	e7ee      	b.n	80039e8 <__libc_init_array+0xc>
 8003a0a:	00b3      	lsls	r3, r6, #2
 8003a0c:	58eb      	ldr	r3, [r5, r3]
 8003a0e:	4798      	blx	r3
 8003a10:	3601      	adds	r6, #1
 8003a12:	e7f2      	b.n	80039fa <__libc_init_array+0x1e>
 8003a14:	08003ae8 	.word	0x08003ae8
 8003a18:	08003ae8 	.word	0x08003ae8
 8003a1c:	08003ae8 	.word	0x08003ae8
 8003a20:	08003aec 	.word	0x08003aec

08003a24 <memset>:
 8003a24:	0003      	movs	r3, r0
 8003a26:	1812      	adds	r2, r2, r0
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <memset+0xa>
 8003a2c:	4770      	bx	lr
 8003a2e:	7019      	strb	r1, [r3, #0]
 8003a30:	3301      	adds	r3, #1
 8003a32:	e7f9      	b.n	8003a28 <memset+0x4>

08003a34 <_init>:
 8003a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a3a:	bc08      	pop	{r3}
 8003a3c:	469e      	mov	lr, r3
 8003a3e:	4770      	bx	lr

08003a40 <_fini>:
 8003a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a46:	bc08      	pop	{r3}
 8003a48:	469e      	mov	lr, r3
 8003a4a:	4770      	bx	lr
