

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'
================================================================
* Date:           Fri Jul 26 23:06:37 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.57>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i16 %data_12_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i16 %data_12_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'sext' 'sext_ln70_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (5.57ns)   --->   "%mul_ln73_90 = mul i26 %sext_ln42_27, i26 67108470" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'mul' 'mul_ln73_90' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mult_190 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_90, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'mult_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (5.57ns)   --->   "%mul_ln73_91 = mul i26 %sext_ln42_27, i26 466" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'mul' 'mul_ln73_91' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_193 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_91, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'partselect' 'mult_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (5.57ns)   --->   "%mul_ln42_88 = mul i26 %sext_ln42_27, i26 599" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'mul' 'mul_ln42_88' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_194 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_88, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'mult_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (5.57ns)   --->   "%mul_ln42_89 = mul i26 %sext_ln42_27, i26 67108084" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'mul_ln42_89' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_195 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_89, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'mult_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (5.57ns)   --->   "%mul_ln73_92 = mul i25 %sext_ln70_36, i25 33554187" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'mul_ln73_92' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mult_196 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_92, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'mult_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (5.57ns)   --->   "%mul_ln42_90 = mul i26 %sext_ln42_27, i26 533" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'mul_ln42_90' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_197 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_90, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'partselect' 'mult_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (5.57ns)   --->   "%mul_ln42_91 = mul i26 %sext_ln42_27, i26 900" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'mul' 'mul_ln42_91' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_199 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_91, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'partselect' 'mult_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (5.57ns)   --->   "%mul_ln42_93 = mul i26 %sext_ln42_27, i26 67107617" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'mul_ln42_93' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_201 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_93, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'partselect' 'mult_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (5.57ns)   --->   "%mul_ln73_93 = mul i26 %sext_ln42_27, i26 67108498" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'mul_ln73_93' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mult_202 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_93, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'partselect' 'mult_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln70_39 = sext i16 %data_14_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'sext' 'sext_ln70_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i16 %data_14_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i16 %data_14_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (5.57ns)   --->   "%mul_ln73_101 = mul i23 %sext_ln70_40, i23 35" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'mul_ln73_101' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_223 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_101, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'mult_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (5.57ns)   --->   "%mul_ln42_105 = mul i26 %sext_ln70_39, i26 802" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'mul_ln42_105' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mult_225 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_105, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'mult_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (5.57ns)   --->   "%mul_ln42_106 = mul i26 %sext_ln70_39, i26 529" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln42_106' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_226 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_106, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'mult_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (5.57ns)   --->   "%mul_ln42_107 = mul i26 %sext_ln70_39, i26 67107943" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'mul' 'mul_ln42_107' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mult_227 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_107, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'partselect' 'mult_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (5.57ns)   --->   "%mul_ln73_102 = mul i26 %sext_ln70_39, i26 67108572" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'mul' 'mul_ln73_102' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_228 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_102, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'partselect' 'mult_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (5.57ns)   --->   "%mul_ln73_103 = mul i25 %sext_ln70_41, i25 33554243" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'mul' 'mul_ln73_103' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_230 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_103, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'partselect' 'mult_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (5.57ns)   --->   "%mul_ln42_108 = mul i26 %sext_ln70_39, i26 67108078" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'mul' 'mul_ln42_108' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_231 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_108, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'mult_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (5.57ns)   --->   "%mul_ln73_104 = mul i25 %sext_ln70_41, i25 131" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'mul_ln73_104' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_233 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_104, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'partselect' 'mult_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (5.57ns)   --->   "%mul_ln73_105 = mul i25 %sext_ln70_41, i25 139" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'mul' 'mul_ln73_105' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_234 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_105, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'partselect' 'mult_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (5.57ns)   --->   "%mul_ln73_106 = mul i26 %sext_ln70_39, i26 281" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_106' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_235 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_106, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'partselect' 'mult_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (5.57ns)   --->   "%mul_ln73_107 = mul i23 %sext_ln70_40, i23 8388550" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_107' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_236 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_107, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'mult_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (5.57ns)   --->   "%mul_ln73_108 = mul i26 %sext_ln70_39, i26 67108379" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'mul' 'mul_ln73_108' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_237 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_108, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'partselect' 'mult_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sext' 'sext_ln70_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (5.57ns)   --->   "%mul_ln42_110 = mul i26 %sext_ln70_43, i26 67107874" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'mul' 'mul_ln42_110' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_238 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_110, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'partselect' 'mult_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (5.57ns)   --->   "%mul_ln73_109 = mul i26 %sext_ln70_43, i26 467" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'mul' 'mul_ln73_109' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_239 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_109, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'partselect' 'mult_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_15_val_read, i5 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i21 %tmp_82" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_12 = sub i23 0, i23 %sext_ln73_22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sub' 'sub_ln73_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %data_15_val_read, i2 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i18 %tmp_83" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln73_13 = sub i23 %sub_ln73_12, i23 %sext_ln73_23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'sub' 'sub_ln73_13' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_240 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln73_13, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'mult_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (5.57ns)   --->   "%mul_ln42_111 = mul i26 %sext_ln70_43, i26 67107930" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'mul' 'mul_ln42_111' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_241 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_111, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'partselect' 'mult_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (5.57ns)   --->   "%mul_ln42_112 = mul i26 %sext_ln70_43, i26 67108122" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln42_112' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_242 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_112, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'partselect' 'mult_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (5.57ns)   --->   "%mul_ln73_110 = mul i25 %sext_ln70_42, i25 169" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'mul' 'mul_ln73_110' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mult_243 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_110, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'partselect' 'mult_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (5.57ns)   --->   "%mul_ln42_113 = mul i26 %sext_ln70_43, i26 67108289" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln42_113' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_244 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_113, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'mult_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (5.57ns)   --->   "%mul_ln42_114 = mul i26 %sext_ln70_43, i26 67108069" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'mul' 'mul_ln42_114' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_246 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_114, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'partselect' 'mult_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (5.57ns)   --->   "%mul_ln42_115 = mul i26 %sext_ln70_43, i26 972" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'mul' 'mul_ln42_115' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_248 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_115, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'partselect' 'mult_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (5.57ns)   --->   "%mul_ln42_116 = mul i26 %sext_ln70_43, i26 526" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'mul' 'mul_ln42_116' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_249 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_116, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'partselect' 'mult_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (5.57ns)   --->   "%mul_ln73_112 = mul i26 %sext_ln70_43, i26 67108557" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'mul' 'mul_ln73_112' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_250 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_112, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'partselect' 'mult_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (5.57ns)   --->   "%mul_ln42_117 = mul i26 %sext_ln70_43, i26 831" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'mul' 'mul_ln42_117' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_251 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_117, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'mult_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_15_val_read, i7 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i23 %tmp_86" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_14 = sub i25 0, i25 %sext_ln73_24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'sub' 'sub_ln73_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (4.30ns) (root node of TernaryAdder)   --->   "%sub_ln73_15 = sub i25 %sub_ln73_14, i25 %sext_ln70_42" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'sub' 'sub_ln73_15' <Predicate = true> <Delay = 4.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_252 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73_15, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'mult_252' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %data_0_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %data_0_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i16 %data_0_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (5.57ns)   --->   "%mul_ln73 = mul i26 %sext_ln70_2, i26 361" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'mul' 'mul_ln73' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mult = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'mult' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (5.57ns)   --->   "%mul_ln42 = mul i26 %sext_ln70_2, i26 67107886" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'mul' 'mul_ln42' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mult_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'partselect' 'mult_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (5.57ns)   --->   "%mul_ln73_1 = mul i25 %sext_ln70_1, i25 226" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mult_2 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_1, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'partselect' 'mult_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (5.57ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln70_2, i26 67108552" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mult_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_2, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'partselect' 'mult_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (5.57ns)   --->   "%mul_ln42_1 = mul i26 %sext_ln70_2, i26 67107994" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mult_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_1, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'mult_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (5.57ns)   --->   "%mul_ln73_3 = mul i24 %sext_ln70, i24 82" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mult_5 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_3, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'mult_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (5.57ns)   --->   "%mul_ln73_4 = mul i24 %sext_ln70, i24 16777138" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mult_6 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_4, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'mult_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (5.57ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln70_2, i26 67108563" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mult_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_5, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'mult_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (5.57ns)   --->   "%mul_ln42_2 = mul i26 %sext_ln70_2, i26 67108160" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mult_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_2, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'mult_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (5.57ns)   --->   "%mul_ln73_6 = mul i25 %sext_ln70_1, i25 227" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mult_9 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_6, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'partselect' 'mult_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (5.57ns)   --->   "%mul_ln42_3 = mul i26 %sext_ln70_2, i26 67108340" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%mult_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_3, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'partselect' 'mult_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (5.57ns)   --->   "%mul_ln42_4 = mul i26 %sext_ln70_2, i26 564" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%mult_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_4, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'mult_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%mult_136 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %data_8_val_read, i32 7, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'mult_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i9 %mult_136" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 128 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (5.57ns)   --->   "%mul_ln42_94 = mul i26 %sext_ln42_27, i26 752" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'mul' 'mul_ln42_94' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mult_203 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_94, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'partselect' 'mult_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (5.57ns)   --->   "%mul_ln73_94 = mul i25 %sext_ln70_36, i25 33554295" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'mul' 'mul_ln73_94' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%mult_204 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_94, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'partselect' 'mult_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (5.57ns)   --->   "%mul_ln42_95 = mul i26 %sext_ln42_27, i26 67108030" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln42_95' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mult_205 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_95, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'partselect' 'mult_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln70_37 = sext i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'sext' 'sext_ln70_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln70_38 = sext i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'sext' 'sext_ln70_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (5.57ns)   --->   "%mul_ln42_96 = mul i26 %sext_ln70_38, i26 67108088" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'mul' 'mul_ln42_96' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mult_206 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_96, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'partselect' 'mult_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (5.57ns)   --->   "%mul_ln73_95 = mul i26 %sext_ln70_38, i26 67108378" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_95' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mult_207 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_95, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'partselect' 'mult_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (5.57ns)   --->   "%mul_ln73_96 = mul i25 %sext_ln70_37, i25 33554295" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'mul' 'mul_ln73_96' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mult_208 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_96, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'partselect' 'mult_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (5.57ns)   --->   "%mul_ln42_97 = mul i26 %sext_ln70_38, i26 762" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'mul' 'mul_ln42_97' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mult_209 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_97, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'partselect' 'mult_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (5.57ns)   --->   "%mul_ln42_98 = mul i26 %sext_ln70_38, i26 812" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln42_98' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%mult_210 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_98, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'mult_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (5.57ns)   --->   "%mul_ln42_99 = mul i26 %sext_ln70_38, i26 832" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'mul' 'mul_ln42_99' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mult_211 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_99, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'mult_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (5.57ns)   --->   "%mul_ln42_100 = mul i26 %sext_ln70_38, i26 67108219" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'mul' 'mul_ln42_100' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%mult_212 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_100, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'mult_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (5.57ns)   --->   "%mul_ln73_97 = mul i26 %sext_ln70_38, i26 262" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'mul' 'mul_ln73_97' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mult_213 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_97, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'partselect' 'mult_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (5.57ns)   --->   "%mul_ln42_101 = mul i26 %sext_ln70_38, i26 67107833" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'mul' 'mul_ln42_101' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%mult_214 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_101, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'mult_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (5.57ns)   --->   "%mul_ln42_102 = mul i26 %sext_ln70_38, i26 67107782" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'mul' 'mul_ln42_102' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%mult_215 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_102, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'mult_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (5.57ns)   --->   "%mul_ln73_98 = mul i25 %sext_ln70_37, i25 33554217" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'mul' 'mul_ln73_98' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mult_217 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_98, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'mult_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (5.57ns)   --->   "%mul_ln42_103 = mul i26 %sext_ln70_38, i26 67108226" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'mul' 'mul_ln42_103' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%mult_218 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_103, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'mult_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (5.57ns)   --->   "%mul_ln73_99 = mul i26 %sext_ln70_38, i26 67108508" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'mul' 'mul_ln73_99' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mult_219 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_99, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'mult_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (5.57ns)   --->   "%mul_ln42_104 = mul i26 %sext_ln70_38, i26 67108326" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'mul' 'mul_ln42_104' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mult_220 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_104, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'mult_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (5.57ns)   --->   "%mul_ln73_100 = mul i26 %sext_ln70_38, i26 356" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'mul' 'mul_ln73_100' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mult_221 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_100, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'partselect' 'mult_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_14_val_read, i8 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i24 %tmp_79" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_14_val_read, i3 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i19 %tmp_80" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.42ns)   --->   "%sub_ln73_10 = sub i25 %sext_ln73_19, i25 %sext_ln73_18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sub' 'sub_ln73_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%mult_222 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73_10, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'partselect' 'mult_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i15 %mult_222" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'sext' 'sext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i13 %mult_223" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'sext' 'sext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_14_val_read, i1 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i17 %tmp_81" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.18ns)   --->   "%sub_ln73_11 = sub i18 0, i18 %sext_ln73_20" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'sub' 'sub_ln73_11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mult_224 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %sub_ln73_11, i32 10, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'partselect' 'mult_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i8 %mult_224" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 179 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i24 %tmp_79" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.42ns)   --->   "%add_ln73_2 = add i26 %sext_ln73_21, i26 %sext_ln70_39" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%mult_229 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln73_2, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'mult_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i15 %mult_230" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'sext' 'sext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (5.57ns)   --->   "%mul_ln42_109 = mul i26 %sext_ln70_39, i26 577" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'mul' 'mul_ln42_109' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mult_232 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_109, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'mult_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i15 %mult_233" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'sext' 'sext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln42_71 = sext i15 %mult_234" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'sext' 'sext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln42_72 = sext i13 %mult_236" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i13 %mult_240" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln42_73 = sext i15 %mult_243" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'sext' 'sext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_15_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln42_74 = sext i25 %tmp_84" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'sext' 'sext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_15_val_read, i3 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln42_75 = sext i19 %tmp_85" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'sext' 'sext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (2.45ns)   --->   "%add_ln42_1 = add i26 %sext_ln42_74, i26 %sext_ln42_75" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%mult_245 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_1, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'partselect' 'mult_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (5.57ns)   --->   "%mul_ln73_111 = mul i26 %sext_ln70_43, i26 67108570" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_111' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%mult_247 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_111, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'mult_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln42_76 = sext i15 %mult_252" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'sext' 'sext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_11 = add i16 %mult_238, i16 65317" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 200 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_12 = add i16 %add_ln58_11, i16 %sext_ln42_67" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 201 'add' 'add_ln58_12' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_27 = add i16 %mult_239, i16 430" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 202 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_28 = add i16 %add_ln58_27, i16 %sext_ln42_68" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 203 'add' 'add_ln58_28' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_43 = add i14 %sext_ln17_4, i14 340" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 204 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (3.94ns) (root node of TernaryAdder)   --->   "%add_ln58_44 = add i14 %add_ln58_43, i14 %sext_ln17_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 205 'add' 'add_ln58_44' <Predicate = true> <Delay = 3.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_59 = add i16 %mult_241, i16 65152" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 206 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_60 = add i16 %add_ln58_59, i16 %mult_225" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 207 'add' 'add_ln58_60' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_75 = add i16 %mult_242, i16 65167" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 208 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_76 = add i16 %add_ln58_75, i16 %mult_226" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 209 'add' 'add_ln58_76' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_91 = add i16 %sext_ln42_73, i16 248" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 210 'add' 'add_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 211 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_92 = add i16 %add_ln58_91, i16 %mult_227" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 211 'add' 'add_ln58_92' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_107 = add i16 %mult_239, i16 65230" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 212 'add' 'add_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_108 = add i16 %add_ln58_107, i16 %mult_228" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 213 'add' 'add_ln58_108' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_123 = add i16 %mult_244, i16 86" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 214 'add' 'add_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_124 = add i16 %add_ln58_123, i16 %mult_229" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 215 'add' 'add_ln58_124' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_139 = add i16 %mult_245, i16 231" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 216 'add' 'add_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_140 = add i16 %add_ln58_139, i16 %sext_ln42_69" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 217 'add' 'add_ln58_140' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_155 = add i16 %mult_246, i16 451" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 218 'add' 'add_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 219 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_156 = add i16 %add_ln58_155, i16 %mult_231" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 219 'add' 'add_ln58_156' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (2.12ns)   --->   "%add_ln58_171 = add i11 %sext_ln17, i11 1749" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 220 'add' 'add_ln58_171' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_187 = add i16 %mult_248, i16 73" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 221 'add' 'add_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_188 = add i16 %add_ln58_187, i16 %sext_ln42_70" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 222 'add' 'add_ln58_188' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_203 = add i16 %mult_249, i16 65364" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 223 'add' 'add_ln58_203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_204 = add i16 %add_ln58_203, i16 %sext_ln42_71" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 224 'add' 'add_ln58_204' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_219 = add i16 %mult_250, i16 162" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 225 'add' 'add_ln58_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_220 = add i16 %add_ln58_219, i16 %mult_235" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 226 'add' 'add_ln58_220' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_235 = add i16 %mult_251, i16 65207" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 227 'add' 'add_ln58_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_236 = add i16 %add_ln58_235, i16 %sext_ln42_72" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 228 'add' 'add_ln58_236' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_251 = add i16 %sext_ln42_76, i16 65353" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 229 'add' 'add_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_252 = add i16 %add_ln58_251, i16 %mult_237" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 230 'add' 'add_ln58_252' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (5.57ns)   --->   "%mul_ln73_7 = mul i26 %sext_ln70_2, i26 67108590" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%mult_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_7, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'partselect' 'mult_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (5.57ns)   --->   "%mul_ln73_8 = mul i24 %sext_ln70, i24 101" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%mult_13 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_8, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'partselect' 'mult_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (5.57ns)   --->   "%mul_ln42_5 = mul i26 %sext_ln70_2, i26 67108019" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%mult_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_5, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'partselect' 'mult_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (5.57ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln70_2, i26 67108428" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%mult_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_9, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'partselect' 'mult_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (5.57ns)   --->   "%mul_ln42_6 = mul i26 %sext_ln70_4, i26 67108076" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%mult_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_6, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'partselect' 'mult_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (5.57ns)   --->   "%mul_ln73_10 = mul i25 %sext_ln70_5, i25 33554280" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%mult_17 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_10, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'mult_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (5.57ns)   --->   "%mul_ln42_7 = mul i26 %sext_ln70_4, i26 67107683" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%mult_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_7, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'partselect' 'mult_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (5.57ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln70_4, i26 304" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%mult_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_11, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'partselect' 'mult_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (5.57ns)   --->   "%mul_ln42_8 = mul i26 %sext_ln70_4, i26 67108218" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%mult_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_8, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'partselect' 'mult_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (5.57ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln70_4, i26 339" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%mult_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_12, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'mult_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (5.57ns)   --->   "%mul_ln42_9 = mul i26 %sext_ln70_4, i26 722" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%mult_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_9, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'partselect' 'mult_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (5.57ns)   --->   "%mul_ln42_10 = mul i26 %sext_ln70_4, i26 67108329" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%mult_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_10, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'partselect' 'mult_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (5.57ns)   --->   "%mul_ln73_13 = mul i25 %sext_ln70_5, i25 197" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%mult_24 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_13, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'partselect' 'mult_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (5.57ns)   --->   "%mul_ln42_11 = mul i26 %sext_ln70_4, i26 67108279" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%mult_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_11, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'partselect' 'mult_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (5.57ns)   --->   "%mul_ln73_14 = mul i25 %sext_ln70_5, i25 33554294" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%mult_26 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_14, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'partselect' 'mult_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (5.57ns)   --->   "%mul_ln42_12 = mul i26 %sext_ln70_4, i26 67107757" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%mult_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_12, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'partselect' 'mult_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (5.57ns)   --->   "%mul_ln73_15 = mul i23 %sext_ln70_3, i23 59" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%mult_28 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_15, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'partselect' 'mult_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (5.57ns)   --->   "%mul_ln42_13 = mul i26 %sext_ln70_4, i26 67108175" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%mult_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_13, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'partselect' 'mult_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (5.57ns)   --->   "%mul_ln42_14 = mul i26 %sext_ln70_4, i26 636" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%mult_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_14, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'mult_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (5.57ns)   --->   "%mul_ln73_16 = mul i26 %sext_ln70_4, i26 499" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%mult_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_16, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'mult_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i16 %data_2_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i16 %data_2_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i16 %data_2_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (5.57ns)   --->   "%mul_ln42_15 = mul i26 %sext_ln70_8, i26 759" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'mul' 'mul_ln42_15' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%mult_32 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_15, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'partselect' 'mult_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (5.57ns)   --->   "%mul_ln42_16 = mul i26 %sext_ln70_8, i26 67107978" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%mult_33 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_16, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'partselect' 'mult_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (5.57ns)   --->   "%mul_ln42_17 = mul i26 %sext_ln70_8, i26 67107908" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'mul' 'mul_ln42_17' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%mult_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_17, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'partselect' 'mult_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (5.57ns)   --->   "%mul_ln42_18 = mul i26 %sext_ln70_8, i26 67108189" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'mul' 'mul_ln42_18' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%mult_37 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_18, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'partselect' 'mult_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (5.57ns)   --->   "%mul_ln42_19 = mul i26 %sext_ln70_8, i26 618" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'mul' 'mul_ln42_19' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%mult_39 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_19, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'partselect' 'mult_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (5.57ns)   --->   "%mul_ln73_17 = mul i24 %sext_ln70_7, i24 16777111" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%mult_40 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_17, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'partselect' 'mult_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (5.57ns)   --->   "%mul_ln42_20 = mul i26 %sext_ln70_8, i26 569" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%mult_41 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_20, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'partselect' 'mult_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (5.57ns)   --->   "%mul_ln73_18 = mul i26 %sext_ln70_8, i26 67108510" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%mult_42 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_18, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'mult_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (5.57ns)   --->   "%mul_ln73_19 = mul i24 %sext_ln70_7, i24 82" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%mult_43 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_19, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'partselect' 'mult_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (5.57ns)   --->   "%mul_ln42_21 = mul i26 %sext_ln70_8, i26 67108109" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'mul' 'mul_ln42_21' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%mult_44 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_21, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'partselect' 'mult_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (5.57ns)   --->   "%mul_ln73_20 = mul i25 %sext_ln70_6, i25 215" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%mult_45 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_20, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'partselect' 'mult_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (5.57ns)   --->   "%mul_ln73_21 = mul i24 %sext_ln70_7, i24 108" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%mult_46 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_21, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'partselect' 'mult_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %data_3_val_read, i10 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (2.49ns)   --->   "%sub_ln42 = sub i26 0, i26 %p_shl1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'sub' 'sub_ln42' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%mult_55 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln42, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'partselect' 'mult_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_12_val_read, i6 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i22 %tmp_72" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %data_12_val_read, i2 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i18 %tmp_73" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (2.35ns)   --->   "%sub_ln73_7 = sub i23 %sext_ln73_13, i23 %sext_ln73_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'sub' 'sub_ln73_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%mult_191 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln73_7, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'partselect' 'mult_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i13 %mult_191" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_12_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i25 %tmp_74" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_12_val_read, i5 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i21 %tmp_75" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (2.45ns)   --->   "%sub_ln73_8 = sub i26 %sext_ln73_15, i26 %sext_ln73_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'sub' 'sub_ln73_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%mult_192 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln73_8, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'partselect' 'mult_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i15 %mult_196" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'sext' 'sext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %data_12_val_read, i10 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_12_val_read, i7 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i23 %tmp_76" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'sext' 'sext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (2.49ns)   --->   "%sub_ln42_4 = sub i26 %sext_ln42_63, i26 %p_shl3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'sub' 'sub_ln42_4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%mult_198 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln42_4, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'mult_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i15 %mult_204" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'sext' 'sext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i15 %mult_208" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'sext' 'sext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_13_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i25 %tmp_77" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_13_val_read, i5 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i21 %tmp_78" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (2.45ns)   --->   "%sub_ln73_9 = sub i26 %sext_ln73_16, i26 %sext_ln73_17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'sub' 'sub_ln73_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%mult_216 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln73_9, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'partselect' 'mult_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i15 %mult_217" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'sext' 'sext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_10 = add i16 %mult_190, i16 %mult_206" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 335 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_13 = add i16 %add_ln58_12, i16 %add_ln58_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 336 'add' 'add_ln58_13' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_26 = add i16 %sext_ln42_61, i16 %mult_207" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 337 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_29 = add i16 %add_ln58_28, i16 %add_ln58_26" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 338 'add' 'add_ln58_29' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_42 = add i16 %mult_192, i16 %sext_ln42_65" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 339 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i14 %add_ln58_44" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 340 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_45 = add i16 %sext_ln58_1, i16 %add_ln58_42" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'add' 'add_ln58_45' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_58 = add i16 %mult_193, i16 %mult_209" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_61 = add i16 %add_ln58_60, i16 %add_ln58_58" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'add' 'add_ln58_61' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_74 = add i16 %mult_194, i16 %mult_210" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_77 = add i16 %add_ln58_76, i16 %add_ln58_74" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'add' 'add_ln58_77' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_90 = add i16 %mult_195, i16 %mult_211" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'add' 'add_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_93 = add i16 %add_ln58_92, i16 %add_ln58_90" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'add' 'add_ln58_93' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_106 = add i16 %sext_ln42_62, i16 %mult_212" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'add' 'add_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 349 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_109 = add i16 %add_ln58_108, i16 %add_ln58_106" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'add' 'add_ln58_109' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_122 = add i16 %mult_197, i16 %mult_213" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'add' 'add_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 351 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_125 = add i16 %add_ln58_124, i16 %add_ln58_122" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'add' 'add_ln58_125' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_138 = add i16 %mult_198, i16 %mult_214" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'add' 'add_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 353 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_141 = add i16 %add_ln58_140, i16 %add_ln58_138" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'add' 'add_ln58_141' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_154 = add i16 %mult_199, i16 %mult_215" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'add' 'add_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 355 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_157 = add i16 %add_ln58_156, i16 %add_ln58_154" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'add' 'add_ln58_157' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_170 = add i16 %mult_216, i16 %mult_232" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'add' 'add_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i11 %add_ln58_171" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (2.14ns)   --->   "%add_ln58_172 = add i16 %sext_ln58, i16 %mult_247" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'add' 'add_ln58_172' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_173 = add i16 %add_ln58_172, i16 %add_ln58_170" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'add' 'add_ln58_173' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_186 = add i16 %mult_201, i16 %sext_ln42_66" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'add' 'add_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 361 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_189 = add i16 %add_ln58_188, i16 %add_ln58_186" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'add' 'add_ln58_189' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_202 = add i16 %mult_202, i16 %mult_218" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'add' 'add_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_205 = add i16 %add_ln58_204, i16 %add_ln58_202" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'add' 'add_ln58_205' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_218 = add i16 %mult_203, i16 %mult_219" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'add' 'add_ln58_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_221 = add i16 %add_ln58_220, i16 %add_ln58_218" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'add' 'add_ln58_221' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_234 = add i16 %sext_ln42_64, i16 %mult_220" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'add' 'add_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 367 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_237 = add i16 %add_ln58_236, i16 %add_ln58_234" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'add' 'add_ln58_237' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_250 = add i16 %mult_205, i16 %mult_221" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'add' 'add_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_253 = add i16 %add_ln58_252, i16 %add_ln58_250" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'add' 'add_ln58_253' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %data_2_val_read, i4 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i20 %tmp" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_2_val_read, i1 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i17 %tmp_59" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (2.28ns)   --->   "%add_ln73 = add i22 %sext_ln73, i22 %sext_ln73_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'add' 'add_ln73' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%mult_34 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %add_ln73, i32 10, i32 21" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'mult_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i12 %mult_34" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_2_val_read, i8 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i24 %tmp_60" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_1 = sub i26 0, i26 %sext_ln73_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'sub' 'sub_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_2_val_read, i5 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i21 %tmp_61" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (4.32ns) (root node of TernaryAdder)   --->   "%sub_ln73_2 = sub i26 %sub_ln73_1, i26 %sext_ln73_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sub' 'sub_ln73_2' <Predicate = true> <Delay = 4.32> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%mult_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln73_2, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'partselect' 'mult_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i21 %tmp_61" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_3 = sub i23 0, i23 %sext_ln73_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sub' 'sub_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i17 %tmp_59" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln73_4 = sub i23 %sub_ln73_3, i23 %sext_ln73_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'sub' 'sub_ln73_4' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%mult_38 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln73_4, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'mult_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (5.57ns)   --->   "%mul_ln73_22 = mul i26 %sext_ln70_8, i26 67108538" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%mult_47 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_22, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'partselect' 'mult_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (5.57ns)   --->   "%mul_ln73_23 = mul i25 %sext_ln70_12, i25 204" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%mult_48 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_23, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'partselect' 'mult_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (5.57ns)   --->   "%mul_ln42_22 = mul i26 %sext_ln70_11, i26 1046" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%mult_49 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_22, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'mult_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_3_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i25 %tmp_62" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (2.45ns)   --->   "%add_ln42 = add i26 %sext_ln42_18, i26 %sext_ln70_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'add' 'add_ln42' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%mult_50 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'partselect' 'mult_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (5.57ns)   --->   "%mul_ln73_24 = mul i26 %sext_ln70_11, i26 67108437" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%mult_51 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_24, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'mult_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (5.57ns)   --->   "%mul_ln73_25 = mul i25 %sext_ln70_12, i25 33554220" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%mult_52 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_25, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'mult_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (5.57ns)   --->   "%mul_ln42_23 = mul i26 %sext_ln70_11, i26 67108029" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%mult_53 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_23, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'mult_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (5.57ns)   --->   "%mul_ln73_26 = mul i25 %sext_ln70_12, i25 33554197" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%mult_54 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_26, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'mult_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (5.57ns)   --->   "%mul_ln73_27 = mul i24 %sext_ln70_10, i24 16777108" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%mult_56 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_27, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'partselect' 'mult_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (5.57ns)   --->   "%mul_ln73_28 = mul i23 %sext_ln70_9, i23 51" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%mult_57 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_28, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'partselect' 'mult_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (5.57ns)   --->   "%mul_ln42_24 = mul i26 %sext_ln70_11, i26 67108318" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'mul' 'mul_ln42_24' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%mult_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_24, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'partselect' 'mult_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (5.57ns)   --->   "%mul_ln42_25 = mul i26 %sext_ln70_11, i26 936" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%mult_59 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_25, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'mult_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (5.57ns)   --->   "%mul_ln42_26 = mul i26 %sext_ln70_11, i26 921" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'mul' 'mul_ln42_26' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%mult_60 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_26, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'partselect' 'mult_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (5.57ns)   --->   "%mul_ln42_27 = mul i26 %sext_ln70_11, i26 67107801" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'mul' 'mul_ln42_27' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%mult_61 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_27, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'partselect' 'mult_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (5.57ns)   --->   "%mul_ln73_29 = mul i26 %sext_ln70_11, i26 305" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%mult_62 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_29, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'mult_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (5.57ns)   --->   "%mul_ln42_28 = mul i26 %sext_ln70_11, i26 67107901" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln42_28' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%mult_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_28, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'partselect' 'mult_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (5.57ns)   --->   "%mul_ln42_29 = mul i26 %sext_ln70_15, i26 67107894" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%mult_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_29, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'partselect' 'mult_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (5.57ns)   --->   "%mul_ln73_30 = mul i25 %sext_ln70_16, i25 33554273" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%mult_65 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_30, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'partselect' 'mult_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (5.57ns)   --->   "%mul_ln42_30 = mul i26 %sext_ln70_15, i26 67107922" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'mul' 'mul_ln42_30' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%mult_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_30, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'partselect' 'mult_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (5.57ns)   --->   "%mul_ln73_31 = mul i25 %sext_ln70_16, i25 149" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%mult_67 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_31, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'partselect' 'mult_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (5.57ns)   --->   "%mul_ln42_31 = mul i26 %sext_ln70_15, i26 731" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%mult_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_31, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'mult_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (5.57ns)   --->   "%mul_ln42_32 = mul i26 %sext_ln70_15, i26 67107951" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%mult_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_32, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'mult_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (5.57ns)   --->   "%mul_ln73_32 = mul i26 %sext_ln70_15, i26 67108387" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%mult_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_32, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'partselect' 'mult_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (5.57ns)   --->   "%mul_ln42_33 = mul i26 %sext_ln70_15, i26 722" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'mul' 'mul_ln42_33' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%mult_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_33, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'partselect' 'mult_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (5.57ns)   --->   "%mul_ln73_33 = mul i25 %sext_ln70_16, i25 33554219" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%mult_72 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_33, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'partselect' 'mult_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (5.57ns)   --->   "%mul_ln73_34 = mul i25 %sext_ln70_16, i25 168" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%mult_73 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_34, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'partselect' 'mult_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (5.57ns)   --->   "%mul_ln42_34 = mul i26 %sext_ln70_15, i26 551" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%mult_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_34, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'partselect' 'mult_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (5.57ns)   --->   "%mul_ln73_35 = mul i23 %sext_ln70_14, i23 49" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%mult_75 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_35, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'partselect' 'mult_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (5.57ns)   --->   "%mul_ln42_35 = mul i26 %sext_ln70_15, i26 67108194" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'mul' 'mul_ln42_35' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%mult_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_35, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'partselect' 'mult_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (5.57ns)   --->   "%mul_ln73_36 = mul i26 %sext_ln70_15, i26 482" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%mult_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_36, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'partselect' 'mult_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (5.57ns)   --->   "%mul_ln73_37 = mul i24 %sext_ln70_13, i24 110" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%mult_78 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_37, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'partselect' 'mult_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (5.57ns)   --->   "%mul_ln73_38 = mul i26 %sext_ln70_15, i26 67108388" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%mult_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_38, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'mult_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (5.57ns)   --->   "%mul_ln73_39 = mul i26 %sext_ln70_19, i26 67108578" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%mult_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_39, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'mult_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (2.14ns)   --->   "%add_ln58_33 = add i16 %sext_ln42_12, i16 %mult_50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 468 'add' 'add_ln58_33' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_112 = add i16 %mult_7, i16 %mult_23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 469 'add' 'add_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 470 [1/1] (2.14ns)   --->   "%add_ln58_113 = add i16 %mult_39, i16 %mult_55" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 470 'add' 'add_ln58_113' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_114 = add i16 %add_ln58_113, i16 %add_ln58_112" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 471 'add' 'add_ln58_114' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i15 %mult_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i14 %mult_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i14 %mult_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i15 %mult_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i14 %mult_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i15 %mult_17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i15 %mult_24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i15 %mult_26" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i13 %mult_28" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i13 %mult_38" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i14 %mult_40" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 484 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i14 %mult_43" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i15 %mult_45" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i14 %mult_46" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i15 %mult_48" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i15 %mult_52" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i15 %mult_54" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i14 %mult_56" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i13 %mult_57" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (5.57ns)   --->   "%mul_ln73_40 = mul i26 %sext_ln70_19, i26 67108357" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%mult_81 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_40, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'partselect' 'mult_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (5.57ns)   --->   "%mul_ln73_41 = mul i24 %sext_ln70_18, i24 83" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%mult_82 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_41, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'partselect' 'mult_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (5.57ns)   --->   "%mul_ln42_36 = mul i26 %sext_ln70_19, i26 735" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'mul' 'mul_ln42_36' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%mult_83 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_36, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'partselect' 'mult_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (5.57ns)   --->   "%mul_ln42_37 = mul i26 %sext_ln70_19, i26 841" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'mul' 'mul_ln42_37' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%mult_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_37, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'partselect' 'mult_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (5.57ns)   --->   "%mul_ln73_42 = mul i26 %sext_ln70_19, i26 493" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%mult_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_42, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'partselect' 'mult_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (5.57ns)   --->   "%mul_ln73_43 = mul i26 %sext_ln70_19, i26 329" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%mult_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_43, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'mult_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (5.57ns)   --->   "%mul_ln42_38 = mul i26 %sext_ln70_19, i26 67108046" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'mul' 'mul_ln42_38' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%mult_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_38, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'partselect' 'mult_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (5.57ns)   --->   "%mul_ln42_39 = mul i26 %sext_ln70_19, i26 67107924" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'mul' 'mul_ln42_39' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%mult_88 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_39, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'partselect' 'mult_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (5.57ns)   --->   "%mul_ln42_40 = mul i26 %sext_ln70_19, i26 795" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln42_40' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%mult_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_40, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'partselect' 'mult_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (5.57ns)   --->   "%mul_ln73_44 = mul i25 %sext_ln70_17, i25 33554270" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%mult_90 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_44, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'partselect' 'mult_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (5.57ns)   --->   "%mul_ln42_41 = mul i26 %sext_ln70_19, i26 67108124" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'mul' 'mul_ln42_41' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%mult_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_41, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'partselect' 'mult_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (5.57ns)   --->   "%mul_ln42_42 = mul i26 %sext_ln70_19, i26 67108065" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'mul' 'mul_ln42_42' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%mult_92 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_42, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'partselect' 'mult_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (5.57ns)   --->   "%mul_ln42_43 = mul i26 %sext_ln70_19, i26 912" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'mul' 'mul_ln42_43' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%mult_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_43, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'partselect' 'mult_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i16 %data_6_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i16 %data_6_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i16 %data_6_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (5.57ns)   --->   "%mul_ln42_44 = mul i26 %sext_ln70_22, i26 67108107" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'mul' 'mul_ln42_44' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%mult_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_44, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'partselect' 'mult_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (5.57ns)   --->   "%mul_ln73_45 = mul i26 %sext_ln70_22, i26 67108478" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%mult_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_45, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'partselect' 'mult_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (5.57ns)   --->   "%mul_ln42_45 = mul i26 %sext_ln70_22, i26 67108195" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'mul' 'mul_ln42_45' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%mult_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_45, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'partselect' 'mult_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (5.57ns)   --->   "%mul_ln73_46 = mul i26 %sext_ln70_22, i26 487" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%mult_97 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_46, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'partselect' 'mult_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (5.57ns)   --->   "%mul_ln73_47 = mul i24 %sext_ln70_21, i24 107" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%mult_98 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_47, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'partselect' 'mult_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (5.57ns)   --->   "%mul_ln42_46 = mul i26 %sext_ln70_22, i26 645" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'mul' 'mul_ln42_46' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%mult_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_46, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'partselect' 'mult_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (5.57ns)   --->   "%mul_ln42_47 = mul i26 %sext_ln70_22, i26 905" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'mul' 'mul_ln42_47' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%mult_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_47, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'partselect' 'mult_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (5.57ns)   --->   "%mul_ln42_48 = mul i26 %sext_ln70_22, i26 67107892" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'mul' 'mul_ln42_48' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%mult_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_48, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'mult_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (5.57ns)   --->   "%mul_ln42_49 = mul i26 %sext_ln70_22, i26 713" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'mul' 'mul_ln42_49' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%mult_102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_49, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'mult_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (5.57ns)   --->   "%mul_ln73_48 = mul i25 %sext_ln70_20, i25 33554197" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%mult_103 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_48, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'partselect' 'mult_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (5.57ns)   --->   "%mul_ln42_50 = mul i26 %sext_ln70_22, i26 67107961" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'mul' 'mul_ln42_50' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%mult_105 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_50, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'partselect' 'mult_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (5.57ns)   --->   "%mul_ln42_51 = mul i26 %sext_ln70_22, i26 67108279" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'mul' 'mul_ln42_51' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%mult_106 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_51, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'partselect' 'mult_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (5.57ns)   --->   "%mul_ln42_52 = mul i26 %sext_ln70_22, i26 67108088" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'mul' 'mul_ln42_52' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%mult_107 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_52, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'partselect' 'mult_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (5.57ns)   --->   "%mul_ln73_49 = mul i25 %sext_ln70_20, i25 250" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%mult_108 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_49, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'partselect' 'mult_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (5.57ns)   --->   "%mul_ln42_53 = mul i26 %sext_ln70_22, i26 555" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'mul' 'mul_ln42_53' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%mult_109 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_53, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'partselect' 'mult_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (5.57ns)   --->   "%mul_ln42_54 = mul i26 %sext_ln42, i26 67108202" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'mul' 'mul_ln42_54' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%mult_110 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_54, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'partselect' 'mult_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (5.57ns)   --->   "%mul_ln73_50 = mul i24 %sext_ln70_25, i24 16777141" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%mult_111 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_50, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'partselect' 'mult_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (5.57ns)   --->   "%mul_ln42_55 = mul i26 %sext_ln42, i26 67108024" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'mul' 'mul_ln42_55' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%mult_112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_55, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'partselect' 'mult_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (5.57ns)   --->   "%mul_ln73_51 = mul i21 %sext_ln70_24, i21 2097139" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%mult_113 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %mul_ln73_51, i32 10, i32 20" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'mult_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_7_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i25 %tmp_64" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_2 = sub i26 0, i26 %sext_ln42_39" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_7_val_read, i7 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i23 %tmp_65" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (4.32ns) (root node of TernaryAdder)   --->   "%sub_ln42_3 = sub i26 %sub_ln42_2, i26 %sext_ln42_40" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 4.32> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%mult_122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln42_3, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'partselect' 'mult_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %mult, i16 %mult_16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 573 [1/1] (2.14ns)   --->   "%add_ln58_1 = add i16 %mult_32, i16 %sext_ln42_17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i16 %add_ln58_1, i16 %add_ln58" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'add' 'add_ln58_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_16 = add i16 %mult_1, i16 %sext_ln42_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 576 [1/1] (2.14ns)   --->   "%add_ln58_17 = add i16 %mult_33, i16 %mult_49" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'add' 'add_ln58_17' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_18 = add i16 %add_ln58_17, i16 %add_ln58_16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'add' 'add_ln58_18' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_32 = add i16 %sext_ln42_1, i16 %mult_18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 579 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_34 = add i16 %add_ln58_33, i16 %add_ln58_32" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'add' 'add_ln58_34' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_48 = add i16 %mult_3, i16 %mult_19" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 581 [1/1] (2.14ns)   --->   "%add_ln58_49 = add i16 %mult_35, i16 %mult_51" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_49' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_50 = add i16 %add_ln58_49, i16 %add_ln58_48" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58_50' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_64 = add i16 %mult_4, i16 %mult_20" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 584 [1/1] (2.14ns)   --->   "%add_ln58_65 = add i16 %mult_36, i16 %sext_ln42_19" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'add' 'add_ln58_65' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_66 = add i16 %add_ln58_65, i16 %add_ln58_64" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'add' 'add_ln58_66' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_80 = add i16 %sext_ln42_2, i16 %mult_21" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 587 [1/1] (2.14ns)   --->   "%add_ln58_81 = add i16 %mult_37, i16 %mult_53" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'add' 'add_ln58_81' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_82 = add i16 %add_ln58_81, i16 %add_ln58_80" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'add' 'add_ln58_82' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_96 = add i16 %sext_ln42_3, i16 %mult_22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'add' 'add_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 590 [1/1] (2.14ns)   --->   "%add_ln58_97 = add i16 %sext_ln42_13, i16 %sext_ln42_20" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'add' 'add_ln58_97' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_98 = add i16 %add_ln58_97, i16 %add_ln58_96" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'add' 'add_ln58_98' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_128 = add i16 %mult_8, i16 %sext_ln42_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'add' 'add_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 593 [1/1] (2.13ns)   --->   "%add_ln58_129 = add i15 %sext_ln17_1, i15 %sext_ln17_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'add' 'add_ln58_129' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i15 %add_ln58_129" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_130 = add i16 %sext_ln58_2, i16 %add_ln58_128" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'add' 'add_ln58_130' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_144 = add i16 %sext_ln42_5, i16 %mult_25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'add' 'add_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 597 [1/1] (2.14ns)   --->   "%add_ln58_145 = add i16 %mult_41, i16 %sext_ln42_21" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_145' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_146 = add i16 %add_ln58_145, i16 %add_ln58_144" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_146' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_160 = add i16 %mult_10, i16 %sext_ln42_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'add' 'add_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 600 [1/1] (2.14ns)   --->   "%add_ln58_161 = add i16 %mult_42, i16 %mult_58" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'add' 'add_ln58_161' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_162 = add i16 %add_ln58_161, i16 %add_ln58_160" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'add' 'add_ln58_162' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_176 = add i16 %mult_11, i16 %mult_27" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'add' 'add_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 603 [1/1] (2.14ns)   --->   "%add_ln58_177 = add i16 %sext_ln42_14, i16 %mult_59" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'add' 'add_ln58_177' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_178 = add i16 %add_ln58_177, i16 %add_ln58_176" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'add' 'add_ln58_178' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_192 = add i16 %mult_12, i16 %sext_ln42_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'add' 'add_ln58_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 606 [1/1] (2.14ns)   --->   "%add_ln58_193 = add i16 %mult_44, i16 %mult_60" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'add' 'add_ln58_193' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_194 = add i16 %add_ln58_193, i16 %add_ln58_192" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'add' 'add_ln58_194' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_208 = add i16 %sext_ln42_6, i16 %mult_29" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'add' 'add_ln58_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 609 [1/1] (2.14ns)   --->   "%add_ln58_209 = add i16 %sext_ln42_15, i16 %mult_61" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'add' 'add_ln58_209' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_210 = add i16 %add_ln58_209, i16 %add_ln58_208" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'add' 'add_ln58_210' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_224 = add i16 %mult_14, i16 %mult_30" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'add' 'add_ln58_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 612 [1/1] (2.14ns)   --->   "%add_ln58_225 = add i16 %sext_ln42_16, i16 %mult_62" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'add' 'add_ln58_225' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_226 = add i16 %add_ln58_225, i16 %add_ln58_224" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_226' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_240 = add i16 %mult_15, i16 %mult_31" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 615 [1/1] (2.14ns)   --->   "%add_ln58_241 = add i16 %mult_47, i16 %mult_63" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'add' 'add_ln58_241' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_242 = add i16 %add_ln58_241, i16 %add_ln58_240" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'add' 'add_ln58_242' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i15 %mult_65" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i15 %mult_67" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i14 %mult_82" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %data_6_val_read, i10 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_6_val_read, i3 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i19 %tmp_63" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (2.49ns)   --->   "%sub_ln42_1 = sub i26 %sext_ln42_34, i26 %p_shl2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%mult_104 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln42_1, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'partselect' 'mult_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i14 %mult_111" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i11 %mult_113" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (5.57ns)   --->   "%mul_ln73_52 = mul i25 %sext_ln70_23, i25 33554214" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%mult_114 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_52, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'partselect' 'mult_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (5.57ns)   --->   "%mul_ln73_53 = mul i26 %sext_ln42, i26 349" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%mult_115 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_53, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'partselect' 'mult_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (5.57ns)   --->   "%mul_ln42_56 = mul i26 %sext_ln42, i26 731" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'mul' 'mul_ln42_56' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%mult_116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_56, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'partselect' 'mult_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (5.57ns)   --->   "%mul_ln73_54 = mul i26 %sext_ln42, i26 67108375" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%mult_117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_54, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'partselect' 'mult_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (5.57ns)   --->   "%mul_ln42_57 = mul i26 %sext_ln42, i26 643" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'mul' 'mul_ln42_57' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%mult_118 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_57, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'partselect' 'mult_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (5.57ns)   --->   "%mul_ln42_58 = mul i26 %sext_ln42, i26 67108158" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'mul' 'mul_ln42_58' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%mult_119 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_58, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'partselect' 'mult_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (5.57ns)   --->   "%mul_ln42_59 = mul i26 %sext_ln42, i26 67108088" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'mul' 'mul_ln42_59' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%mult_120 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_59, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'partselect' 'mult_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (5.57ns)   --->   "%mul_ln42_60 = mul i26 %sext_ln42, i26 67107782" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'mul' 'mul_ln42_60' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%mult_121 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_60, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'partselect' 'mult_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (5.57ns)   --->   "%mul_ln42_61 = mul i26 %sext_ln42, i26 67108342" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'mul' 'mul_ln42_61' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%mult_123 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_61, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'partselect' 'mult_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (5.57ns)   --->   "%mul_ln73_55 = mul i26 %sext_ln42, i26 325" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%mult_124 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_55, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'partselect' 'mult_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (5.57ns)   --->   "%mul_ln73_56 = mul i26 %sext_ln42, i26 473" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%mult_125 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_56, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'partselect' 'mult_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i16 %data_8_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %data_8_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i16 %data_8_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (5.57ns)   --->   "%mul_ln73_57 = mul i26 %sext_ln42_4, i26 457" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'mul' 'mul_ln73_57' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%mult_126 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_57, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'partselect' 'mult_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (5.57ns)   --->   "%mul_ln42_62 = mul i26 %sext_ln42_4, i26 67108059" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'mul' 'mul_ln42_62' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%mult_127 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_62, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'partselect' 'mult_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (5.57ns)   --->   "%mul_ln73_58 = mul i24 %sext_ln70_27, i24 101" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'mul' 'mul_ln73_58' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%mult_128 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_58, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'partselect' 'mult_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (5.57ns)   --->   "%mul_ln42_63 = mul i26 %sext_ln42_4, i26 67107660" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'mul' 'mul_ln42_63' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%mult_129 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_63, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'partselect' 'mult_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (5.57ns)   --->   "%mul_ln73_59 = mul i26 %sext_ln42_4, i26 67108575" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'mul' 'mul_ln73_59' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%mult_130 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_59, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'partselect' 'mult_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (5.57ns)   --->   "%mul_ln73_60 = mul i26 %sext_ln42_4, i26 67108518" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'mul' 'mul_ln73_60' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%mult_132 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_60, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'partselect' 'mult_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (5.57ns)   --->   "%mul_ln73_61 = mul i25 %sext_ln70_26, i25 227" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'mul' 'mul_ln73_61' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%mult_133 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_61, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'partselect' 'mult_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (5.57ns)   --->   "%mul_ln42_64 = mul i26 %sext_ln42_4, i26 67108335" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'mul' 'mul_ln42_64' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%mult_134 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_64, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'partselect' 'mult_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (5.57ns)   --->   "%mul_ln73_62 = mul i25 %sext_ln70_26, i25 249" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%mult_135 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_62, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'partselect' 'mult_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (5.57ns)   --->   "%mul_ln42_65 = mul i26 %sext_ln42_4, i26 67108279" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'mul' 'mul_ln42_65' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%mult_137 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_65, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'partselect' 'mult_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (5.57ns)   --->   "%mul_ln42_66 = mul i26 %sext_ln42_4, i26 67108062" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'mul' 'mul_ln42_66' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%mult_138 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_66, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'partselect' 'mult_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (5.57ns)   --->   "%mul_ln42_67 = mul i26 %sext_ln42_4, i26 526" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'mul' 'mul_ln42_67' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%mult_139 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_67, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'partselect' 'mult_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (5.57ns)   --->   "%mul_ln42_68 = mul i26 %sext_ln42_4, i26 67108207" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln42_68' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%mult_140 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_68, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'partselect' 'mult_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (5.57ns)   --->   "%mul_ln73_63 = mul i25 %sext_ln70_26, i25 33554236" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%mult_141 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_63, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'partselect' 'mult_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'sext' 'sext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (5.57ns)   --->   "%mul_ln73_64 = mul i26 %sext_ln42_9, i26 67108572" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'mul' 'mul_ln73_64' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.00ns)   --->   "%mult_142 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_64, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'partselect' 'mult_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (5.57ns)   --->   "%mul_ln73_65 = mul i25 %sext_ln70_30, i25 226" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'mul' 'mul_ln73_65' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%mult_143 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_65, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'partselect' 'mult_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (5.57ns)   --->   "%mul_ln73_66 = mul i26 %sext_ln42_9, i26 67108375" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%mult_144 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_66, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'partselect' 'mult_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (5.57ns)   --->   "%mul_ln73_67 = mul i23 %sext_ln70_28, i23 53" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%mult_146 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln73_67, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'partselect' 'mult_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (5.57ns)   --->   "%mul_ln42_69 = mul i26 %sext_ln42_9, i26 67107980" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'mul' 'mul_ln42_69' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns)   --->   "%mult_147 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_69, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'partselect' 'mult_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 695 [1/1] (5.57ns)   --->   "%mul_ln73_68 = mul i26 %sext_ln42_9, i26 67108526" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%mult_148 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_68, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'partselect' 'mult_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (5.57ns)   --->   "%mul_ln73_69 = mul i25 %sext_ln70_30, i25 33554297" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'mul' 'mul_ln73_69' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%mult_149 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_69, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'partselect' 'mult_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_3 = add i16 %mult_64, i16 %mult_80" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 700 [1/1] (2.14ns)   --->   "%add_ln58_4 = add i16 %mult_94, i16 %mult_110" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'add' 'add_ln58_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 701 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_5 = add i16 %add_ln58_4, i16 %add_ln58_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'add' 'add_ln58_5' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_19 = add i16 %sext_ln42_22, i16 %mult_81" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 703 [1/1] (2.14ns)   --->   "%add_ln58_20 = add i16 %mult_95, i16 %sext_ln42_36" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_20' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 704 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_21 = add i16 %add_ln58_20, i16 %add_ln58_19" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_21' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_35 = add i16 %mult_66, i16 %sext_ln42_30" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 706 [1/1] (2.14ns)   --->   "%add_ln58_36 = add i16 %mult_96, i16 %mult_112" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'add' 'add_ln58_36' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_37 = add i16 %add_ln58_36, i16 %add_ln58_35" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'add' 'add_ln58_37' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_51 = add i16 %sext_ln42_23, i16 %mult_83" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 709 [1/1] (2.14ns)   --->   "%add_ln58_52 = add i16 %mult_97, i16 %sext_ln42_37" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'add' 'add_ln58_52' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 710 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_53 = add i16 %add_ln58_52, i16 %add_ln58_51" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'add' 'add_ln58_53' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_195 = add i16 %mult_76, i16 %mult_81" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [1/1] (2.14ns)   --->   "%add_ln58_196 = add i16 %mult_106, i16 %mult_122" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_196' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_197 = add i16 %add_ln58_196, i16 %add_ln58_195" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'add' 'add_ln58_197' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i15 %mult_72" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i15 %mult_73" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i13 %mult_75" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i14 %mult_78" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i15 %mult_90" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i14 %mult_98" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i15 %mult_103" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i15 %mult_108" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i15 %mult_114" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i14 %mult_128" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_8_val_read, i9 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i25 %tmp_66" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_8_val_read, i5 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i21 %tmp_67" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 730 [1/1] (2.45ns)   --->   "%sub_ln73_5 = sub i26 %sext_ln73_7, i26 %sext_ln73_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'sub' 'sub_ln73_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 731 [1/1] (0.00ns)   --->   "%mult_131 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln73_5, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'partselect' 'mult_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i15 %mult_133" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'sext' 'sext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i15 %mult_143" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_9_val_read, i6 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i22 %tmp_68" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_9_val_read, i3 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i19 %tmp_69" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 739 [1/1] (2.35ns)   --->   "%add_ln73_1 = add i24 %sext_ln73_8, i24 %sext_ln73_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [1/1] (0.00ns)   --->   "%mult_145 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %add_ln73_1, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'partselect' 'mult_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i14 %mult_145" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i13 %mult_146" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i15 %mult_149" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 744 [1/1] (5.57ns)   --->   "%mul_ln73_70 = mul i25 %sext_ln70_30, i25 33554198" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'mul' 'mul_ln73_70' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/1] (0.00ns)   --->   "%mult_150 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_70, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'partselect' 'mult_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 746 [1/1] (5.57ns)   --->   "%mul_ln42_70 = mul i26 %sext_ln42_9, i26 67107779" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'mul' 'mul_ln42_70' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.00ns)   --->   "%mult_151 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_70, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'partselect' 'mult_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 748 [1/1] (5.57ns)   --->   "%mul_ln73_71 = mul i26 %sext_ln42_9, i26 410" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'mul' 'mul_ln73_71' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 749 [1/1] (0.00ns)   --->   "%mult_152 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_71, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'partselect' 'mult_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 750 [1/1] (5.57ns)   --->   "%mul_ln73_72 = mul i24 %sext_ln70_29, i24 69" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'mul' 'mul_ln73_72' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 751 [1/1] (0.00ns)   --->   "%mult_153 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_72, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'mult_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 752 [1/1] (5.57ns)   --->   "%mul_ln73_73 = mul i25 %sext_ln70_30, i25 33554244" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'mul' 'mul_ln73_73' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%mult_154 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_73, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'partselect' 'mult_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (5.57ns)   --->   "%mul_ln73_74 = mul i25 %sext_ln70_30, i25 33554224" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'mul' 'mul_ln73_74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [1/1] (0.00ns)   --->   "%mult_155 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_74, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'partselect' 'mult_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (5.57ns)   --->   "%mul_ln73_75 = mul i25 %sext_ln70_30, i25 195" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'mul' 'mul_ln73_75' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/1] (0.00ns)   --->   "%mult_156 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_75, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'partselect' 'mult_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 758 [1/1] (5.57ns)   --->   "%mul_ln42_71 = mul i26 %sext_ln42_9, i26 67108123" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'mul' 'mul_ln42_71' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns)   --->   "%mult_157 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_71, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'partselect' 'mult_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (5.57ns)   --->   "%mul_ln73_76 = mul i26 %sext_ln70_34, i26 374" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'mul' 'mul_ln73_76' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/1] (0.00ns)   --->   "%mult_158 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_76, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'partselect' 'mult_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 766 [1/1] (5.57ns)   --->   "%mul_ln42_72 = mul i26 %sext_ln70_34, i26 616" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'mul' 'mul_ln42_72' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/1] (0.00ns)   --->   "%mult_159 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_72, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'partselect' 'mult_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 768 [1/1] (5.57ns)   --->   "%mul_ln42_73 = mul i26 %sext_ln70_34, i26 829" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'mul' 'mul_ln42_73' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.00ns)   --->   "%mult_160 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_73, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'mult_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 770 [1/1] (2.14ns)   --->   "%sub_ln73 = sub i17 0, i17 %sext_ln70_33" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'sub' 'sub_ln73' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [1/1] (0.00ns)   --->   "%mult_161 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sub_ln73, i32 10, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'partselect' 'mult_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 772 [1/1] (5.57ns)   --->   "%mul_ln73_77 = mul i25 %sext_ln70_32, i25 33554270" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'mul' 'mul_ln73_77' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/1] (0.00ns)   --->   "%mult_162 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_77, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'partselect' 'mult_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 774 [1/1] (5.57ns)   --->   "%mul_ln42_74 = mul i26 %sext_ln70_34, i26 67107913" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'mul' 'mul_ln42_74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/1] (0.00ns)   --->   "%mult_163 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_74, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'partselect' 'mult_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 776 [1/1] (5.57ns)   --->   "%mul_ln42_75 = mul i26 %sext_ln70_34, i26 67107970" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'mul' 'mul_ln42_75' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (0.00ns)   --->   "%mult_164 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_75, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'partselect' 'mult_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 778 [1/1] (5.57ns)   --->   "%mul_ln73_78 = mul i25 %sext_ln70_32, i25 33554196" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'mul' 'mul_ln73_78' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%mult_165 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_78, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'partselect' 'mult_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 780 [1/1] (5.57ns)   --->   "%mul_ln73_79 = mul i24 %sext_ln70_31, i24 119" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'mul' 'mul_ln73_79' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [1/1] (0.00ns)   --->   "%mult_166 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_79, i32 10, i32 23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'partselect' 'mult_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 782 [1/1] (5.57ns)   --->   "%mul_ln42_76 = mul i26 %sext_ln70_34, i26 67107881" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'mul' 'mul_ln42_76' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/1] (0.00ns)   --->   "%mult_167 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_76, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'partselect' 'mult_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 784 [1/1] (5.57ns)   --->   "%mul_ln42_77 = mul i26 %sext_ln70_34, i26 67108197" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'mul' 'mul_ln42_77' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [1/1] (0.00ns)   --->   "%mult_168 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_77, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'partselect' 'mult_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 786 [1/1] (5.57ns)   --->   "%mul_ln73_80 = mul i26 %sext_ln70_34, i26 506" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'mul' 'mul_ln73_80' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 787 [1/1] (0.00ns)   --->   "%mult_169 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_80, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'partselect' 'mult_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 788 [1/1] (5.57ns)   --->   "%mul_ln42_78 = mul i26 %sext_ln70_34, i26 959" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'mul' 'mul_ln42_78' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [1/1] (0.00ns)   --->   "%mult_170 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_78, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'partselect' 'mult_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 790 [1/1] (5.57ns)   --->   "%mul_ln42_79 = mul i26 %sext_ln70_34, i26 67108034" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'mul' 'mul_ln42_79' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%mult_171 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_79, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'partselect' 'mult_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 792 [1/1] (5.57ns)   --->   "%mul_ln73_81 = mul i25 %sext_ln70_32, i25 33554291" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'mul' 'mul_ln73_81' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 793 [1/1] (0.00ns)   --->   "%mult_172 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_81, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'partselect' 'mult_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 794 [1/1] (5.57ns)   --->   "%mul_ln42_80 = mul i26 %sext_ln70_34, i26 67108095" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'mul' 'mul_ln42_80' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/1] (0.00ns)   --->   "%mult_173 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_80, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'partselect' 'mult_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'sext' 'sext_ln70_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 798 [1/1] (5.57ns)   --->   "%mul_ln42_81 = mul i26 %sext_ln42_24, i26 710" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'mul' 'mul_ln42_81' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 799 [1/1] (0.00ns)   --->   "%mult_174 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_81, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'partselect' 'mult_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 800 [1/1] (5.57ns)   --->   "%mul_ln42_82 = mul i26 %sext_ln42_24, i26 67107911" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'mul' 'mul_ln42_82' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/1] (0.00ns)   --->   "%mult_175 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_82, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'partselect' 'mult_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 802 [1/1] (5.57ns)   --->   "%mul_ln73_82 = mul i26 %sext_ln42_24, i26 440" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'mul' 'mul_ln73_82' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 803 [1/1] (0.00ns)   --->   "%mult_176 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_82, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'partselect' 'mult_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 804 [1/1] (5.57ns)   --->   "%mul_ln42_83 = mul i26 %sext_ln42_24, i26 67107676" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'mul' 'mul_ln42_83' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [1/1] (0.00ns)   --->   "%mult_177 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_83, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'partselect' 'mult_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 806 [1/1] (5.57ns)   --->   "%mul_ln73_83 = mul i26 %sext_ln42_24, i26 67108450" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'mul' 'mul_ln73_83' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 807 [1/1] (0.00ns)   --->   "%mult_178 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_83, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'partselect' 'mult_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 808 [1/1] (5.57ns)   --->   "%mul_ln42_84 = mul i26 %sext_ln42_24, i26 67108131" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'mul' 'mul_ln42_84' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/1] (0.00ns)   --->   "%mult_179 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_84, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'partselect' 'mult_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 810 [1/1] (5.57ns)   --->   "%mul_ln73_84 = mul i25 %sext_ln70_35, i25 33554238" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'mul' 'mul_ln73_84' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/1] (0.00ns)   --->   "%mult_180 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_84, i32 10, i32 24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'partselect' 'mult_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_11_val_read, i6 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i22 %tmp_70" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %data_11_val_read, i2 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i18 %tmp_71" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 816 [1/1] (2.35ns)   --->   "%sub_ln73_6 = sub i23 %sext_ln73_10, i23 %sext_ln73_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'sub' 'sub_ln73_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 817 [1/1] (0.00ns)   --->   "%mult_181 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln73_6, i32 10, i32 22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'partselect' 'mult_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 818 [1/1] (5.57ns)   --->   "%mul_ln73_85 = mul i26 %sext_ln42_24, i26 67108475" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'mul' 'mul_ln73_85' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 819 [1/1] (0.00ns)   --->   "%mult_182 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_85, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'partselect' 'mult_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 820 [1/1] (5.57ns)   --->   "%mul_ln42_85 = mul i26 %sext_ln42_24, i26 878" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'mul' 'mul_ln42_85' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 821 [1/1] (0.00ns)   --->   "%mult_183 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_85, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'partselect' 'mult_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 822 [1/1] (2.14ns)   --->   "%add_ln58_7 = add i16 %mult_126, i16 %mult_142" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [1/1] (2.14ns)   --->   "%add_ln58_23 = add i16 %mult_127, i16 %sext_ln42_45" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'add' 'add_ln58_23' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 824 [1/1] (2.14ns)   --->   "%add_ln58_39 = add i16 %sext_ln42_41, i16 %mult_144" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'add' 'add_ln58_39' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 825 [1/1] (2.14ns)   --->   "%add_ln58_55 = add i16 %mult_129, i16 %sext_ln42_46" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'add' 'add_ln58_55' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_67 = add i16 %mult_68, i16 %mult_84" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 827 [1/1] (2.14ns)   --->   "%add_ln58_68 = add i16 %sext_ln42_32, i16 %sext_ln42_38" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'add' 'add_ln58_68' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 828 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_69 = add i16 %add_ln58_68, i16 %add_ln58_67" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'add' 'add_ln58_69' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 829 [1/1] (2.14ns)   --->   "%add_ln58_71 = add i16 %mult_130, i16 %sext_ln42_47" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'add' 'add_ln58_71' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_83 = add i16 %mult_69, i16 %mult_85" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 831 [1/1] (2.14ns)   --->   "%add_ln58_84 = add i16 %mult_99, i16 %mult_115" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'add' 'add_ln58_84' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_85 = add i16 %add_ln58_84, i16 %add_ln58_83" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'add' 'add_ln58_85' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 833 [1/1] (2.14ns)   --->   "%add_ln58_87 = add i16 %mult_131, i16 %mult_147" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'add' 'add_ln58_87' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_99 = add i16 %mult_70, i16 %mult_81" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'add' 'add_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 835 [1/1] (2.14ns)   --->   "%add_ln58_100 = add i16 %mult_100, i16 %mult_116" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'add' 'add_ln58_100' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 836 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_101 = add i16 %add_ln58_100, i16 %add_ln58_99" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'add' 'add_ln58_101' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 837 [1/1] (2.14ns)   --->   "%add_ln58_103 = add i16 %mult_132, i16 %mult_148" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_103' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_115 = add i16 %mult_71, i16 %mult_86" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 839 [1/1] (2.14ns)   --->   "%add_ln58_116 = add i16 %mult_101, i16 %mult_117" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'add' 'add_ln58_116' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 840 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_117 = add i16 %add_ln58_116, i16 %add_ln58_115" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'add' 'add_ln58_117' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 841 [1/1] (2.14ns)   --->   "%add_ln58_119 = add i16 %sext_ln42_42, i16 %sext_ln42_48" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'add' 'add_ln58_119' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_131 = add i16 %sext_ln42_25, i16 %mult_87" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'add' 'add_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 843 [1/1] (2.14ns)   --->   "%add_ln58_132 = add i16 %mult_102, i16 %mult_118" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'add' 'add_ln58_132' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 844 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_133 = add i16 %add_ln58_132, i16 %add_ln58_131" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'add' 'add_ln58_133' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_147 = add i16 %sext_ln42_26, i16 %mult_88" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'add' 'add_ln58_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 846 [1/1] (2.14ns)   --->   "%add_ln58_148 = add i16 %sext_ln42_33, i16 %mult_119" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'add' 'add_ln58_148' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 847 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_149 = add i16 %add_ln58_148, i16 %add_ln58_147" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'add' 'add_ln58_149' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_163 = add i16 %mult_74, i16 %mult_89" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'add' 'add_ln58_163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 849 [1/1] (2.14ns)   --->   "%add_ln58_164 = add i16 %mult_104, i16 %mult_120" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'add' 'add_ln58_164' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 850 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_165 = add i16 %add_ln58_164, i16 %add_ln58_163" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'add' 'add_ln58_165' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_179 = add i16 %sext_ln42_28, i16 %sext_ln42_31" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'add' 'add_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 852 [1/1] (2.14ns)   --->   "%add_ln58_180 = add i16 %mult_105, i16 %mult_121" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'add' 'add_ln58_180' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 853 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_181 = add i16 %add_ln58_180, i16 %add_ln58_179" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_181' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_211 = add i16 %mult_77, i16 %mult_91" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 855 [1/1] (2.14ns)   --->   "%add_ln58_212 = add i16 %mult_107, i16 %mult_123" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'add' 'add_ln58_212' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 856 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_213 = add i16 %add_ln58_212, i16 %add_ln58_211" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'add' 'add_ln58_213' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_227 = add i16 %sext_ln42_29, i16 %mult_92" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'add' 'add_ln58_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 858 [1/1] (2.14ns)   --->   "%add_ln58_228 = add i16 %sext_ln42_35, i16 %mult_124" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'add' 'add_ln58_228' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 859 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_229 = add i16 %add_ln58_228, i16 %add_ln58_227" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'add' 'add_ln58_229' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_243 = add i16 %mult_79, i16 %mult_93" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'add' 'add_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 861 [1/1] (2.14ns)   --->   "%add_ln58_244 = add i16 %mult_109, i16 %mult_125" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'add' 'add_ln58_244' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 862 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_245 = add i16 %add_ln58_244, i16 %add_ln58_243" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'add' 'add_ln58_245' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i15 %mult_135" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i15 %mult_141" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i15 %mult_150" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i14 %mult_153" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i15 %mult_154" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i15 %mult_155" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i15 %mult_156" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i7 %mult_161" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i15 %mult_162" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i15 %mult_165" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i14 %mult_166" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i15 %mult_180" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i13 %mult_181" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 876 [1/1] (5.57ns)   --->   "%mul_ln73_86 = mul i26 %sext_ln42_24, i26 370" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'mul' 'mul_ln73_86' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%mult_184 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_86, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'partselect' 'mult_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (5.57ns)   --->   "%mul_ln73_87 = mul i26 %sext_ln42_24, i26 67108438" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'mul' 'mul_ln73_87' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%mult_185 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_87, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'partselect' 'mult_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 880 [1/1] (5.57ns)   --->   "%mul_ln73_88 = mul i26 %sext_ln42_24, i26 67108363" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'mul' 'mul_ln73_88' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 881 [1/1] (0.00ns)   --->   "%mult_186 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_88, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'partselect' 'mult_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 882 [1/1] (5.57ns)   --->   "%mul_ln42_86 = mul i26 %sext_ln42_24, i26 845" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'mul' 'mul_ln42_86' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%mult_187 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_86, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'partselect' 'mult_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 884 [1/1] (5.57ns)   --->   "%mul_ln42_87 = mul i26 %sext_ln42_24, i26 67108180" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'mul' 'mul_ln42_87' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 885 [1/1] (0.00ns)   --->   "%mult_188 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_87, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'mult_188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 886 [1/1] (5.57ns)   --->   "%mul_ln73_89 = mul i26 %sext_ln42_24, i26 67108517" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'mul' 'mul_ln73_89' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%mult_189 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_89, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'partselect' 'mult_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 888 [1/1] (5.57ns)   --->   "%mul_ln42_92 = mul i26 %sext_ln42_27, i26 581" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'mul' 'mul_ln42_92' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 889 [1/1] (0.00ns)   --->   "%mult_200 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_92, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'partselect' 'mult_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 890 [1/1] (2.14ns)   --->   "%add_ln58_8 = add i16 %mult_158, i16 %mult_174" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'add' 'add_ln58_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_9 = add i16 %add_ln58_8, i16 %add_ln58_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 892 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_14 = add i16 %add_ln58_13, i16 %add_ln58_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'add' 'add_ln58_14' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 893 [1/1] (2.14ns)   --->   "%add_ln58_24 = add i16 %mult_159, i16 %mult_175" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'add' 'add_ln58_24' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_25 = add i16 %add_ln58_24, i16 %add_ln58_23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 895 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_30 = add i16 %add_ln58_29, i16 %add_ln58_25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'add' 'add_ln58_30' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 896 [1/1] (2.14ns)   --->   "%add_ln58_40 = add i16 %mult_160, i16 %mult_176" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'add' 'add_ln58_40' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_41 = add i16 %add_ln58_40, i16 %add_ln58_39" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 898 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_46 = add i16 %add_ln58_45, i16 %add_ln58_41" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'add' 'add_ln58_46' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 899 [1/1] (2.14ns)   --->   "%add_ln58_56 = add i16 %sext_ln42_54, i16 %mult_177" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'add' 'add_ln58_56' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_57 = add i16 %add_ln58_56, i16 %add_ln58_55" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 901 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_62 = add i16 %add_ln58_61, i16 %add_ln58_57" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_62' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 902 [1/1] (2.14ns)   --->   "%add_ln58_72 = add i16 %sext_ln42_55, i16 %mult_178" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_73 = add i16 %add_ln58_72, i16 %add_ln58_71" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 904 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_78 = add i16 %add_ln58_77, i16 %add_ln58_73" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'add' 'add_ln58_78' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 905 [1/1] (2.14ns)   --->   "%add_ln58_88 = add i16 %mult_163, i16 %mult_179" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'add' 'add_ln58_88' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_89 = add i16 %add_ln58_88, i16 %add_ln58_87" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 907 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_94 = add i16 %add_ln58_93, i16 %add_ln58_89" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'add' 'add_ln58_94' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 908 [1/1] (2.14ns)   --->   "%add_ln58_104 = add i16 %mult_164, i16 %sext_ln42_59" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'add' 'add_ln58_104' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_105 = add i16 %add_ln58_104, i16 %add_ln58_103" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 910 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_110 = add i16 %add_ln58_109, i16 %add_ln58_105" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'add' 'add_ln58_110' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 911 [1/1] (2.14ns)   --->   "%add_ln58_120 = add i16 %sext_ln42_56, i16 %sext_ln42_60" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'add' 'add_ln58_120' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_121 = add i16 %add_ln58_120, i16 %add_ln58_119" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'add' 'add_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 913 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_126 = add i16 %add_ln58_125, i16 %add_ln58_121" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'add' 'add_ln58_126' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 914 [1/1] (2.14ns)   --->   "%add_ln58_135 = add i16 %mult_134, i16 %sext_ln42_49" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'add' 'add_ln58_135' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 915 [1/1] (2.14ns)   --->   "%add_ln58_136 = add i16 %sext_ln42_57, i16 %mult_182" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'add' 'add_ln58_136' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_137 = add i16 %add_ln58_136, i16 %add_ln58_135" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'add' 'add_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 917 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_142 = add i16 %add_ln58_141, i16 %add_ln58_137" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'add' 'add_ln58_142' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 918 [1/1] (2.14ns)   --->   "%add_ln58_151 = add i16 %sext_ln42_43, i16 %mult_151" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'add' 'add_ln58_151' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 919 [1/1] (2.14ns)   --->   "%add_ln58_152 = add i16 %mult_167, i16 %mult_183" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'add' 'add_ln58_152' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_153 = add i16 %add_ln58_152, i16 %add_ln58_151" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'add' 'add_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 921 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_158 = add i16 %add_ln58_157, i16 %add_ln58_153" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'add' 'add_ln58_158' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 922 [1/1] (2.14ns)   --->   "%add_ln58_167 = add i16 %mult_152, i16 %mult_168" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'add' 'add_ln58_167' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 923 [1/1] (2.14ns)   --->   "%add_ln58_183 = add i16 %mult_137, i16 %sext_ln42_50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'add' 'add_ln58_183' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 924 [1/1] (2.14ns)   --->   "%add_ln58_199 = add i16 %mult_138, i16 %sext_ln42_51" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'add' 'add_ln58_199' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 925 [1/1] (2.14ns)   --->   "%add_ln58_215 = add i16 %mult_139, i16 %sext_ln42_52" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'add' 'add_ln58_215' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 926 [1/1] (2.14ns)   --->   "%add_ln58_231 = add i16 %mult_140, i16 %sext_ln42_53" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'add' 'add_ln58_231' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 927 [1/1] (2.14ns)   --->   "%add_ln58_247 = add i16 %sext_ln42_44, i16 %mult_157" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'add' 'add_ln58_247' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i15 %mult_172" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_6 = add i16 %add_ln58_5, i16 %add_ln58_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 930 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_15 = add i16 %add_ln58_14, i16 %add_ln58_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'add' 'add_ln58_15' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_22 = add i16 %add_ln58_21, i16 %add_ln58_18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 932 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_31 = add i16 %add_ln58_30, i16 %add_ln58_22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'add' 'add_ln58_31' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_38 = add i16 %add_ln58_37, i16 %add_ln58_34" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 934 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_47 = add i16 %add_ln58_46, i16 %add_ln58_38" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'add' 'add_ln58_47' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_54 = add i16 %add_ln58_53, i16 %add_ln58_50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 936 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_63 = add i16 %add_ln58_62, i16 %add_ln58_54" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 936 'add' 'add_ln58_63' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_70 = add i16 %add_ln58_69, i16 %add_ln58_66" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 937 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 938 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_79 = add i16 %add_ln58_78, i16 %add_ln58_70" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 938 'add' 'add_ln58_79' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_86 = add i16 %add_ln58_85, i16 %add_ln58_82" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 939 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 940 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_95 = add i16 %add_ln58_94, i16 %add_ln58_86" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 940 'add' 'add_ln58_95' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_102 = add i16 %add_ln58_101, i16 %add_ln58_98" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 941 'add' 'add_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 942 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_111 = add i16 %add_ln58_110, i16 %add_ln58_102" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 942 'add' 'add_ln58_111' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_118 = add i16 %add_ln58_117, i16 %add_ln58_114" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 943 'add' 'add_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 944 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_127 = add i16 %add_ln58_126, i16 %add_ln58_118" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 944 'add' 'add_ln58_127' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_134 = add i16 %add_ln58_133, i16 %add_ln58_130" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 945 'add' 'add_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 946 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_143 = add i16 %add_ln58_142, i16 %add_ln58_134" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 946 'add' 'add_ln58_143' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_150 = add i16 %add_ln58_149, i16 %add_ln58_146" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 947 'add' 'add_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 948 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_159 = add i16 %add_ln58_158, i16 %add_ln58_150" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 948 'add' 'add_ln58_159' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 949 [1/1] (2.14ns)   --->   "%add_ln58_168 = add i16 %mult_184, i16 %mult_200" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 949 'add' 'add_ln58_168' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_169 = add i16 %add_ln58_168, i16 %add_ln58_167" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 950 'add' 'add_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 951 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_174 = add i16 %add_ln58_173, i16 %add_ln58_169" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 951 'add' 'add_ln58_174' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 952 [1/1] (2.14ns)   --->   "%add_ln58_184 = add i16 %mult_169, i16 %mult_185" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 952 'add' 'add_ln58_184' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_185 = add i16 %add_ln58_184, i16 %add_ln58_183" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 953 'add' 'add_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 954 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_190 = add i16 %add_ln58_189, i16 %add_ln58_185" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 954 'add' 'add_ln58_190' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 955 [1/1] (2.14ns)   --->   "%add_ln58_200 = add i16 %mult_170, i16 %mult_186" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 955 'add' 'add_ln58_200' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_201 = add i16 %add_ln58_200, i16 %add_ln58_199" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 956 'add' 'add_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 957 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_206 = add i16 %add_ln58_205, i16 %add_ln58_201" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 957 'add' 'add_ln58_206' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 958 [1/1] (2.14ns)   --->   "%add_ln58_216 = add i16 %mult_171, i16 %mult_187" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 958 'add' 'add_ln58_216' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_217 = add i16 %add_ln58_216, i16 %add_ln58_215" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 959 'add' 'add_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 960 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_222 = add i16 %add_ln58_221, i16 %add_ln58_217" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 960 'add' 'add_ln58_222' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 961 [1/1] (2.14ns)   --->   "%add_ln58_232 = add i16 %sext_ln42_58, i16 %mult_188" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 961 'add' 'add_ln58_232' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_233 = add i16 %add_ln58_232, i16 %add_ln58_231" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 962 'add' 'add_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 963 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_238 = add i16 %add_ln58_237, i16 %add_ln58_233" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 963 'add' 'add_ln58_238' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 964 [1/1] (2.14ns)   --->   "%add_ln58_248 = add i16 %mult_173, i16 %mult_189" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 964 'add' 'add_ln58_248' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_249 = add i16 %add_ln58_248, i16 %add_ln58_247" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'add' 'add_ln58_249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 966 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_254 = add i16 %add_ln58_253, i16 %add_ln58_249" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'add' 'add_ln58_254' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.03>
ST_10 : Operation 967 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 967 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 968 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 968 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_166 = add i16 %add_ln58_165, i16 %add_ln58_162" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'add' 'add_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 970 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_175 = add i16 %add_ln58_174, i16 %add_ln58_166" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'add' 'add_ln58_175' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_182 = add i16 %add_ln58_181, i16 %add_ln58_178" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'add' 'add_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 972 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_191 = add i16 %add_ln58_190, i16 %add_ln58_182" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'add' 'add_ln58_191' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_198 = add i16 %add_ln58_197, i16 %add_ln58_194" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'add' 'add_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 974 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_207 = add i16 %add_ln58_206, i16 %add_ln58_198" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'add' 'add_ln58_207' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_214 = add i16 %add_ln58_213, i16 %add_ln58_210" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'add' 'add_ln58_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 976 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_223 = add i16 %add_ln58_222, i16 %add_ln58_214" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'add' 'add_ln58_223' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_230 = add i16 %add_ln58_229, i16 %add_ln58_226" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'add' 'add_ln58_230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 978 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_239 = add i16 %add_ln58_238, i16 %add_ln58_230" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'add' 'add_ln58_239' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_246 = add i16 %add_ln58_245, i16 %add_ln58_242" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'add' 'add_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 980 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln58_255 = add i16 %add_ln58_254, i16 %add_ln58_246" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'add' 'add_ln58_255' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 981 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i16 %add_ln58_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 981 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 982 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %add_ln58_31" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 982 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 983 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %add_ln58_47" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 983 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 984 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %add_ln58_63" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 984 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 985 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %add_ln58_79" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 985 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 986 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %add_ln58_95" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 986 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 987 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %add_ln58_111" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 987 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 988 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %add_ln58_127" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 988 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 989 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %add_ln58_143" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 989 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 990 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %add_ln58_159" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 990 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 991 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i256 %mrv_9, i16 %add_ln58_175" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 991 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 992 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %add_ln58_191" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 992 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 993 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %add_ln58_207" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 993 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 994 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %add_ln58_223" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 994 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 995 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %add_ln58_239" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 995 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 996 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i256 %mrv_14, i16 %add_ln58_255" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 996 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 997 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i256 %mrv_s" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 997 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.570ns
The critical path consists of the following:
	wire read operation ('data_12_val_read', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42) on port 'data_12_val' (../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:70->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42) [22]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln73_90', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42) [546]  (5.570 ns)

 <State 2>: 6.496ns
The critical path consists of the following:
	'add' operation 26 bit ('add_ln42_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42) [708]  (2.459 ns)
	'add' operation 16 bit ('add_ln58_139', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [869]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_140', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [870]  (4.037 ns)

 <State 3>: 6.530ns
The critical path consists of the following:
	'sub' operation 26 bit ('sub_ln42_4', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42) [575]  (2.494 ns)
	'add' operation 16 bit ('add_ln58_138', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [868]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_141', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [871]  (4.037 ns)

 <State 4>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_113', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [842]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_114', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [843]  (4.037 ns)

 <State 5>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [729]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_2', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [730]  (4.037 ns)

 <State 6>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_4', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [732]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_5', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [733]  (4.037 ns)

 <State 7>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_84', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [813]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_85', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [814]  (4.037 ns)

 <State 8>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_8', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [736]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_9', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_14', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [742]  (4.037 ns)

 <State 9>: 6.183ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_168', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [898]  (2.146 ns)
	'add' operation 16 bit ('add_ln58_169', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [899]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_174', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [905]  (4.037 ns)

 <State 10>: 4.037ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_166', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [896]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_175', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [906]  (4.037 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
