// Generated by CIRCT unknown git version
module truthtable1(	// file.cleaned.mlir:2:3
  input  x3,	// file.cleaned.mlir:2:29
         x2,	// file.cleaned.mlir:2:42
         x1,	// file.cleaned.mlir:2:55
  output f	// file.cleaned.mlir:2:69
);

  wire _GEN = ~x3 & x2;	// file.cleaned.mlir:4:10, :5:10
  assign f = _GEN & ~x1 | _GEN & x1 | x3 & ~x2 & x1 | x3 & x2 & x1;	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:5
endmodule

