git clone --depth 1 --no-tags https://github.com/gr8linux/docker-linuxonlitex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711247595
git clone --depth 1 --no-tags https://github.com/void-hoge/xilinx-verilog-emulators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710722743
git clone --depth 1 --no-tags https://github.com/2023-FALL-SoC-Team1/SoC_Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712513592
git clone --depth 1 --no-tags https://github.com/yusufsur/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712569731
git clone --depth 1 --no-tags https://github.com/pscheiben/CW-for-DDCA-and-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711602182
git clone --depth 1 --no-tags https://github.com/ravania/Projeto-Arquitetura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711346305
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/SoC_Design_Lab4_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711424729
git clone --depth 1 --no-tags https://github.com/nehranarendra/8_BIT-VEDIC-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715277056
git clone --depth 1 --no-tags https://github.com/msp5382/hw-syn-lab-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715399993
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/single-cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713637514
git clone --depth 1 --no-tags https://github.com/nishikinocurtis/coinctr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713296901
git clone --depth 1 --no-tags https://github.com/merledu/ArcheV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713362151
git clone --depth 1 --no-tags https://github.com/Marcotronics/project_complete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712663128
git clone --depth 1 --no-tags https://github.com/swapnilanand123/Combinational-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713727567
git clone --depth 1 --no-tags https://github.com/Denus934/Sys-tech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714593225
git clone --depth 1 --no-tags https://github.com/AlexLicuriceanu/arhitectura-procesoarelor-moderne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708869613
git clone --depth 1 --no-tags https://github.com/pratham-exe/Shift-Add-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714183372
git clone --depth 1 --no-tags https://github.com/sudo-dqr/2023-Autumn-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710919561
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Microcontroller_Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709652073
git clone --depth 1 --no-tags https://github.com/jackeryli/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713134244
git clone --depth 1 --no-tags https://github.com/gme-cefet/micro_2024-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709902300
git clone --depth 1 --no-tags https://github.com/Ramsensei/ARM_Uniciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709383333
git clone --depth 1 --no-tags https://github.com/zyx7k/Verilog-4-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713254255
git clone --depth 1 --no-tags https://github.com/mbeepo/veribeepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713709013
git clone --depth 1 --no-tags https://github.com/pkn167/Risc-v_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711775048
git clone --depth 1 --no-tags https://github.com/trivikramchand/Intern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708666214
git clone --depth 1 --no-tags https://github.com/Eiza18/Ejemplo_Quartus_CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714903325
git clone --depth 1 --no-tags https://github.com/ismet-erdem/test123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714247754
git clone --depth 1 --no-tags https://github.com/ApoorvaUec/testrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714517533
git clone --depth 1 --no-tags https://github.com/alecjprobst/supercon2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714071349
git clone --depth 1 --no-tags https://github.com/lkl110137918218/SoC-design_Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713432467
git clone --depth 1 --no-tags https://github.com/OneStepFurtherPlz/learn_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713456683
git clone --depth 1 --no-tags https://github.com/tsheaves/tt05-tdc-hsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713454691
git clone --depth 1 --no-tags https://github.com/nehranarendra/12-HOUR-CLOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715285216
git clone --depth 1 --no-tags https://github.com/SidharthTR249/DDS-Mini-Project-T8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709912921
git clone --depth 1 --no-tags https://github.com/adityavbhagwat/DDS-MINI-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710322858
git clone --depth 1 --no-tags https://github.com/Yangel300/Sumador_4_bits_7_seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708487280
git clone --depth 1 --no-tags https://github.com/faisalill/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715710017
git clone --depth 1 --no-tags https://github.com/BirddWang/DS_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709113638
git clone --depth 1 --no-tags https://github.com/kaupupu/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715484871
git clone --depth 1 --no-tags https://github.com/nandish-jha/full_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708552573
git clone --depth 1 --no-tags https://github.com/liyuan-chang/SoC-Lab-Caravel-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715117114
git clone --depth 1 --no-tags https://github.com/HenryChang6/NCKU_digital_system_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712351979
git clone --depth 1 --no-tags https://github.com/alanqwl/MIPS_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714638395
git clone --depth 1 --no-tags https://github.com/techsharada604/Team-10-DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710136054
git clone --depth 1 --no-tags https://github.com/Sebastian-GA/RISCV_uC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711359457
git clone --depth 1 --no-tags https://github.com/PrabalMahajan11/iiitb_pwm_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710258526
git clone --depth 1 --no-tags https://github.com/BFarkascode/DE0Nano_Digicam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708103506
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709302500
git clone --depth 1 --no-tags https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707992186
git clone --depth 1 --no-tags https://github.com/AShLiX/EC413_CourseWorks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708221786
git clone --depth 1 --no-tags https://github.com/jimmy20000314/soc-lab3-fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708457136
git clone --depth 1 --no-tags https://github.com/mjc284/mjc284_CS4334.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708539026
git clone --depth 1 --no-tags https://github.com/816-allen/SOC-Lab-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708733965
git clone --depth 1 --no-tags https://github.com/ZhangMingFengZZ/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708705252
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709510999
git clone --depth 1 --no-tags https://github.com/Prthm-G/Audio-Signal-Transmission-Through-Noisy-Channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709026395
git clone --depth 1 --no-tags https://github.com/MinotiKarkhanis/Design-and-Simulation-of-Split-L1-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709585180
git clone --depth 1 --no-tags https://github.com/brinus/veriAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710198543
git clone --depth 1 --no-tags https://github.com/MustafaAH10/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711239669
git clone --depth 1 --no-tags https://github.com/Royalmaddy007/ALU_Nbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711262677
git clone --depth 1 --no-tags https://github.com/HALFPASTEIGHT/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710823611
git clone --depth 1 --no-tags https://github.com/jklovelove/sar_adc_for_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711958360
git clone --depth 1 --no-tags https://github.com/Abhiiishekyadav/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712345359
git clone --depth 1 --no-tags https://github.com/TINGxTING/Soc-design-Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712407095
git clone --depth 1 --no-tags https://github.com/Sakunde10/NocNeuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711866362
git clone --depth 1 --no-tags https://github.com/LuizAlex98/VeSPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710983250
git clone --depth 1 --no-tags https://github.com/jmadden173/tt05-lif-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710538857
git clone --depth 1 --no-tags https://github.com/nitinshrinivas/Parallel-Fault-Simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711402361
git clone --depth 1 --no-tags https://github.com/jaehyukk/Calculator_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711474849
git clone --depth 1 --no-tags https://github.com/Liveir/PollingBooth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714064152
git clone --depth 1 --no-tags https://github.com/juinchuen/CE493.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710473766
git clone --depth 1 --no-tags https://github.com/Kytolly/HDVLstudying.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711949470
git clone --depth 1 --no-tags https://github.com/dawi6p/SEW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715086220
git clone --depth 1 --no-tags https://github.com/cy-rick-lin/Reconfigurable-Multi-Precision-Floating-Point-Computation-Unit-for-Dot-Product-of-4D-Vectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714211473
git clone --depth 1 --no-tags https://github.com/Youngbeom94/HDL_bits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715636153
git clone --depth 1 --no-tags https://github.com/abdallah8tarek/RISC-V-with-cash-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708557499
git clone --depth 1 --no-tags https://github.com/urish/tt05-skullfet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710672380
git clone --depth 1 --no-tags https://github.com/FerroelectricPhysics/uart_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710722187
git clone --depth 1 --no-tags https://github.com/zaid2046/Advanced-Encryption-Standard-RTL-to-GDS-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715448435
git clone --depth 1 --no-tags https://github.com/Ricky1647/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714895122
git clone --depth 1 --no-tags https://github.com/816-allen/SOC-Design-Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713217146
git clone --depth 1 --no-tags https://github.com/ronitnag04/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714153470
git clone --depth 1 --no-tags https://github.com/wei-style/FPGA_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712948161
git clone --depth 1 --no-tags https://github.com/GAURAVSDAS1996/yosys-tcl-ui-report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712985106
git clone --depth 1 --no-tags https://github.com/jc3310/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711674773
git clone --depth 1 --no-tags https://github.com/Jaylenne/tt05-wta-pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711055427
git clone --depth 1 --no-tags https://github.com/eileenbai/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715085265
git clone --depth 1 --no-tags https://github.com/serge-balakshiy/myj1sa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713889353
git clone --depth 1 --no-tags https://github.com/xkjjx/ECEN350Lab07Temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713707551
git clone --depth 1 --no-tags https://github.com/srinidhiporandla/SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713728122
git clone --depth 1 --no-tags https://github.com/mathis-s/SoomRV-GF180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712588134
git clone --depth 1 --no-tags https://github.com/daisukex/udl-axi-for-block-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712250852
git clone --depth 1 --no-tags https://github.com/nirbhaayy/verilog_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712542405
git clone --depth 1 --no-tags https://github.com/Kai-Dun/AMBA_APB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712713118
