
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.24

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[1]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.01    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/A (sky130_fd_sc_hd__buf_16)
    65    0.50    0.48    0.29    1.89 ^ input19/X (sky130_fd_sc_hd__buf_16)
                                         net19 (net)
                  0.48    0.00    1.89 ^ fdct_zigzag.dct_mod.ddin[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.89   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fdct_zigzag.dct_mod.ddin[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.00    0.05    0.29    0.29 ^ dqnr_doe$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dc_diff_doe (net)
                  0.05    0.00    0.29 ^ rle.ddstrb$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rle.state$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.01    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/A (sky130_fd_sc_hd__buf_16)
    65    0.50    0.48    0.29    1.89 ^ input19/X (sky130_fd_sc_hd__buf_16)
                                         net19 (net)
                  0.67    0.24    2.12 ^ rle.rle.state$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  2.12   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ rle.rle.state$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
    28    0.26    0.70    0.84    0.84 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[3] (net)
                  0.70    0.00    0.84 ^ wire169/A (sky130_fd_sc_hd__buf_16)
    52    0.31    0.33    0.36    1.20 ^ wire169/X (sky130_fd_sc_hd__buf_16)
                                         net169 (net)
                  0.34    0.05    1.25 ^ load_slew168/A (sky130_fd_sc_hd__buf_16)
    45    0.29    0.30    0.30    1.55 ^ load_slew168/X (sky130_fd_sc_hd__buf_16)
                                         net168 (net)
                  0.30    0.03    1.58 ^ load_slew167/A (sky130_fd_sc_hd__buf_16)
    41    0.25    0.27    0.30    1.87 ^ load_slew167/X (sky130_fd_sc_hd__buf_16)
                                         net167 (net)
                  0.28    0.04    1.92 ^ load_slew166/A (sky130_fd_sc_hd__buf_16)
    46    0.28    0.30    0.30    2.22 ^ load_slew166/X (sky130_fd_sc_hd__buf_16)
                                         net166 (net)
                  0.32    0.06    2.28 ^ _68173_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.13    0.16    2.44 v _68173_/Y (sky130_fd_sc_hd__nand2_1)
                                         _24386_ (net)
                  0.13    0.00    2.44 v _68174_/A (sky130_fd_sc_hd__inv_2)
     4    0.04    0.17    0.18    2.63 ^ _68174_/Y (sky130_fd_sc_hd__inv_2)
                                         _24382_ (net)
                  0.17    0.00    2.63 ^ _85011_/A (sky130_fd_sc_hd__fa_4)
     4    0.04    0.16    0.71    3.33 v _85011_/SUM (sky130_fd_sc_hd__fa_4)
                                         _24600_ (net)
                  0.16    0.00    3.34 v _74777_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.12    0.15    3.49 ^ _74777_/Y (sky130_fd_sc_hd__inv_1)
                                         _24603_ (net)
                  0.12    0.00    3.49 ^ _85022_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.10    0.43    3.92 v _85022_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24639_ (net)
                  0.10    0.00    3.92 v _85023_/B (sky130_fd_sc_hd__fa_1)
     1    0.00    0.06    0.52    4.44 ^ _85023_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24641_ (net)
                  0.06    0.00    4.44 ^ _80287_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.03    0.05    4.49 v _80287_/Y (sky130_fd_sc_hd__inv_1)
                                         _24644_ (net)
                  0.03    0.00    4.49 v _85024_/CIN (sky130_fd_sc_hd__fa_1)
     1    0.00    0.07    0.48    4.97 ^ _85024_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24646_ (net)
                  0.07    0.00    4.97 ^ _76159_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.05    0.06    5.03 v _76159_/Y (sky130_fd_sc_hd__inv_1)
                                         _24656_ (net)
                  0.05    0.00    5.03 v _85027_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.10    0.51    5.54 v _85027_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24659_ (net)
                  0.10    0.00    5.54 v _85028_/A (sky130_fd_sc_hd__fa_1)
     1    0.00    0.07    0.56    6.10 ^ _85028_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24662_ (net)
                  0.07    0.00    6.10 ^ _78731_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.03    0.04    6.14 v _78731_/Y (sky130_fd_sc_hd__inv_1)
                                         _47218_ (net)
                  0.03    0.00    6.14 v _92228_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.09    0.33    6.47 v _92228_/SUM (sky130_fd_sc_hd__ha_1)
                                         _47221_ (net)
                  0.09    0.00    6.47 v _68257_/A (sky130_fd_sc_hd__or2_0)
     2    0.01    0.08    0.26    6.73 v _68257_/X (sky130_fd_sc_hd__or2_0)
                                         _14327_ (net)
                  0.08    0.00    6.73 v _68262_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.28    0.28    7.02 ^ _68262_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14331_ (net)
                  0.28    0.00    7.02 ^ _68263_/B1 (sky130_fd_sc_hd__a31oi_4)
     2    0.02    0.13    0.08    7.10 v _68263_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _14332_ (net)
                  0.13    0.00    7.10 v _68295_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.23    7.33 ^ _68295_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _14357_ (net)
                  0.18    0.00    7.33 ^ _68296_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.12    0.15    7.47 v _68296_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _02690_ (net)
                  0.12    0.00    7.47 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  7.47   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.29    7.71   library setup time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -7.47   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rle.state$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.01    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/A (sky130_fd_sc_hd__buf_16)
    65    0.50    0.48    0.29    1.89 ^ input19/X (sky130_fd_sc_hd__buf_16)
                                         net19 (net)
                  0.67    0.24    2.12 ^ rle.rle.state$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  2.12   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ rle.rle.state$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
    28    0.26    0.70    0.84    0.84 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[3] (net)
                  0.70    0.00    0.84 ^ wire169/A (sky130_fd_sc_hd__buf_16)
    52    0.31    0.33    0.36    1.20 ^ wire169/X (sky130_fd_sc_hd__buf_16)
                                         net169 (net)
                  0.34    0.05    1.25 ^ load_slew168/A (sky130_fd_sc_hd__buf_16)
    45    0.29    0.30    0.30    1.55 ^ load_slew168/X (sky130_fd_sc_hd__buf_16)
                                         net168 (net)
                  0.30    0.03    1.58 ^ load_slew167/A (sky130_fd_sc_hd__buf_16)
    41    0.25    0.27    0.30    1.87 ^ load_slew167/X (sky130_fd_sc_hd__buf_16)
                                         net167 (net)
                  0.28    0.04    1.92 ^ load_slew166/A (sky130_fd_sc_hd__buf_16)
    46    0.28    0.30    0.30    2.22 ^ load_slew166/X (sky130_fd_sc_hd__buf_16)
                                         net166 (net)
                  0.32    0.06    2.28 ^ _68173_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.13    0.16    2.44 v _68173_/Y (sky130_fd_sc_hd__nand2_1)
                                         _24386_ (net)
                  0.13    0.00    2.44 v _68174_/A (sky130_fd_sc_hd__inv_2)
     4    0.04    0.17    0.18    2.63 ^ _68174_/Y (sky130_fd_sc_hd__inv_2)
                                         _24382_ (net)
                  0.17    0.00    2.63 ^ _85011_/A (sky130_fd_sc_hd__fa_4)
     4    0.04    0.16    0.71    3.33 v _85011_/SUM (sky130_fd_sc_hd__fa_4)
                                         _24600_ (net)
                  0.16    0.00    3.34 v _74777_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.12    0.15    3.49 ^ _74777_/Y (sky130_fd_sc_hd__inv_1)
                                         _24603_ (net)
                  0.12    0.00    3.49 ^ _85022_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.10    0.43    3.92 v _85022_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24639_ (net)
                  0.10    0.00    3.92 v _85023_/B (sky130_fd_sc_hd__fa_1)
     1    0.00    0.06    0.52    4.44 ^ _85023_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24641_ (net)
                  0.06    0.00    4.44 ^ _80287_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.03    0.05    4.49 v _80287_/Y (sky130_fd_sc_hd__inv_1)
                                         _24644_ (net)
                  0.03    0.00    4.49 v _85024_/CIN (sky130_fd_sc_hd__fa_1)
     1    0.00    0.07    0.48    4.97 ^ _85024_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24646_ (net)
                  0.07    0.00    4.97 ^ _76159_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.05    0.06    5.03 v _76159_/Y (sky130_fd_sc_hd__inv_1)
                                         _24656_ (net)
                  0.05    0.00    5.03 v _85027_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.10    0.51    5.54 v _85027_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24659_ (net)
                  0.10    0.00    5.54 v _85028_/A (sky130_fd_sc_hd__fa_1)
     1    0.00    0.07    0.56    6.10 ^ _85028_/SUM (sky130_fd_sc_hd__fa_1)
                                         _24662_ (net)
                  0.07    0.00    6.10 ^ _78731_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.03    0.04    6.14 v _78731_/Y (sky130_fd_sc_hd__inv_1)
                                         _47218_ (net)
                  0.03    0.00    6.14 v _92228_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.09    0.33    6.47 v _92228_/SUM (sky130_fd_sc_hd__ha_1)
                                         _47221_ (net)
                  0.09    0.00    6.47 v _68257_/A (sky130_fd_sc_hd__or2_0)
     2    0.01    0.08    0.26    6.73 v _68257_/X (sky130_fd_sc_hd__or2_0)
                                         _14327_ (net)
                  0.08    0.00    6.73 v _68262_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.28    0.28    7.02 ^ _68262_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14331_ (net)
                  0.28    0.00    7.02 ^ _68263_/B1 (sky130_fd_sc_hd__a31oi_4)
     2    0.02    0.13    0.08    7.10 v _68263_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _14332_ (net)
                  0.13    0.00    7.10 v _68295_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.23    7.33 ^ _68295_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _14357_ (net)
                  0.18    0.00    7.33 ^ _68296_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.12    0.15    7.47 v _68296_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _02690_ (net)
                  0.12    0.00    7.47 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  7.47   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.29    7.71   library setup time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -7.47   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.0923333689570427

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.468616008758545

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0629

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.007958139292895794

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.19043999910354614

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0418

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
   0.84    0.84 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
   0.36    1.20 ^ wire169/X (sky130_fd_sc_hd__buf_16)
   0.35    1.55 ^ load_slew168/X (sky130_fd_sc_hd__buf_16)
   0.32    1.87 ^ load_slew167/X (sky130_fd_sc_hd__buf_16)
   0.34    2.22 ^ load_slew166/X (sky130_fd_sc_hd__buf_16)
   0.23    2.44 v _68173_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    2.63 ^ _68174_/Y (sky130_fd_sc_hd__inv_2)
   0.71    3.33 v _85011_/SUM (sky130_fd_sc_hd__fa_4)
   0.16    3.49 ^ _74777_/Y (sky130_fd_sc_hd__inv_1)
   0.43    3.92 v _85022_/SUM (sky130_fd_sc_hd__fa_1)
   0.52    4.44 ^ _85023_/SUM (sky130_fd_sc_hd__fa_1)
   0.05    4.49 v _80287_/Y (sky130_fd_sc_hd__inv_1)
   0.48    4.97 ^ _85024_/SUM (sky130_fd_sc_hd__fa_1)
   0.06    5.03 v _76159_/Y (sky130_fd_sc_hd__inv_1)
   0.51    5.54 v _85027_/SUM (sky130_fd_sc_hd__fa_1)
   0.56    6.10 ^ _85028_/SUM (sky130_fd_sc_hd__fa_1)
   0.04    6.14 v _78731_/Y (sky130_fd_sc_hd__inv_1)
   0.33    6.47 v _92228_/SUM (sky130_fd_sc_hd__ha_1)
   0.26    6.73 v _68257_/X (sky130_fd_sc_hd__or2_0)
   0.28    7.02 ^ _68262_/Y (sky130_fd_sc_hd__a21oi_1)
   0.08    7.10 v _68263_/Y (sky130_fd_sc_hd__a31oi_4)
   0.23    7.33 ^ _68295_/Y (sky130_fd_sc_hd__a31oi_1)
   0.15    7.47 v _68296_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00    7.47 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           7.47   data arrival time

   8.00    8.00   clock clk (rise edge)
   0.00    8.00   clock network delay (ideal)
   0.00    8.00   clock reconvergence pessimism
           8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.29    7.71   library setup time
           7.71   data required time
---------------------------------------------------------
           7.71   data required time
          -7.47   data arrival time
---------------------------------------------------------
           0.24   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.29    0.29 ^ dqnr_doe$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.29 ^ rle.ddstrb$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
           0.29   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rle.ddstrb$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.4733

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.2373

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
3.175304

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.15e-02   9.87e-03   4.32e-08   7.14e-02  13.0%
Combinational          2.15e-01   2.62e-01   1.88e-07   4.77e-01  87.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.76e-01   2.72e-01   2.31e-07   5.48e-01 100.0%
                          50.4%      49.6%       0.0%
