AArch64 RV+SB+[ws-fence.rw.rw-rf]+fence.rw.rw
"WsLeave DMB.SYdWW RfBack Fre DMB.SYdWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=T,1:x=F,1:y=W,2:y=F,2:x=T
Com=Fr Rf Fr
Orig=WsLeave DMB.SYdWW RfBack Fre DMB.SYdWR Fre
{
0:X1=x; 0:X3=y;
1:X1=x; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | MOV W0,#2   | MOV W0,#2   ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 LDR W2,[X3] | DMB SY      | DMB SY      ;
             | MOV W2,#1   | LDR W2,[X3] ;
             | STR W2,[X3] |             ;
exists
(x=2 /\ y=2 /\ 0:X2=1 /\ 2:X2=0)
