stanford ieee tech talk mark horowitz october 26 sulair sulair home searchworks e journals databases off campus access ask us home terman engineering library home what's new how do i find contact us about us search science and engineering library web sites searchworks databases az socrates google books google scholar search this site terman engineering library access & circulation citation management tools course reserves databases e book resources equipment & computers gadget bar hours & location interlibrary borrowing labs and shops library news renewals visitor information workshops & instruction user login login with your sunet id home groups terman engineering library stanford ieee tech talk mark horowitz october 26 thu 10 21 2010 08 24 trends in vlsi design automation mark horowitz yahoo founder's professor chair of the department of electrical engineering october 26 2010 5 00 to 6 00 pm cisx 101 please rsvp on the facebook page http www facebook com event php eid 164621086888999 the slowing performance gains from cmos scaling and the rising design costs are making it more difficult to continue to deliver value to our customers to buck this trend we need to make design much more efficient in many ways our current situation is reminiscent of the situation in the mid 80's where chips were custom designed and only created by chip companies kgust stanford edu's blog login to post comments electrical engineering engineering library back stanford university stanford california 94305 650 725 1064 terms of use copyright complaints
