<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/net/sinicreg.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_5573faef3cd08dc765dd39f4c8927d1a.html">net</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sinicreg.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sinicreg_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2004-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __DEV_NET_SINICREG_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __DEV_NET_SINICREG_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="sinicreg_8hh.html#aa11dfb860e2debd2029da85ba29bdf94">   34</a></span>&#160;<span class="preprocessor">#define __SINIC_REG32(NAME, VAL) static const uint32_t NAME = (VAL);</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="sinicreg_8hh.html#a4c4205d0815375c92d8c1e275159b3b0">   35</a></span>&#160;<span class="preprocessor">#define __SINIC_REG64(NAME, VAL) static const uint64_t NAME = (VAL);</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="sinicreg_8hh.html#a1d2f3376fdf5ddbfaeceb608e2f04906">   37</a></span>&#160;<span class="preprocessor">#define __SINIC_VAL32(NAME, OFFSET, WIDTH) \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">        static const uint32_t NAME##_width = WIDTH; \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">        static const uint32_t NAME##_offset = OFFSET; \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">        static const uint32_t NAME##_mask = (1 &lt;&lt; WIDTH) - 1; \</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">        static const uint32_t NAME = ((1 &lt;&lt; WIDTH) - 1) &lt;&lt; OFFSET; \</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">        static inline uint32_t get_##NAME(uint32_t reg) \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">        { return (reg &amp; NAME) &gt;&gt; OFFSET; } \</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">        static inline uint32_t set_##NAME(uint32_t reg, uint32_t val) \</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">        { return (reg &amp; ~NAME) | ((val &lt;&lt; OFFSET) &amp; NAME); }</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="sinicreg_8hh.html#ab6ae16561ac71ad7de115787fd394586">   47</a></span>&#160;<span class="preprocessor">#define __SINIC_VAL64(NAME, OFFSET, WIDTH) \</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">        static const uint64_t NAME##_width = WIDTH; \</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">        static const uint64_t NAME##_offset = OFFSET; \</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">        static const uint64_t NAME##_mask = (ULL(1) &lt;&lt; WIDTH) - 1; \</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">        static const uint64_t NAME = ((ULL(1) &lt;&lt; WIDTH) - 1) &lt;&lt; OFFSET; \</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">        static inline uint64_t get_##NAME(uint64_t reg) \</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">        { return (reg &amp; NAME) &gt;&gt; OFFSET; } \</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">        static inline uint64_t set_##NAME(uint64_t reg, uint64_t val) \</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">        { return (reg &amp; ~NAME) | ((val &lt;&lt; OFFSET) &amp; NAME); }</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceSinic.html">Sinic</a> {</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceSinic_1_1Regs.html">   58</a></span>&#160;<span class="keyword">namespace </span>Regs {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceSinic_1_1Regs.html#a370b77dffaebcf4825f678637face11f">   60</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceSinic_1_1Regs.html#a370b77dffaebcf4825f678637face11f">VirtualShift</a> = 8;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceSinic_1_1Regs.html#a82be3d370337018afdbe809eeabcb2b9">   61</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceSinic_1_1Regs.html#a82be3d370337018afdbe809eeabcb2b9">VirtualMask</a> = 0xff;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Registers</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Config,        0x00) <span class="comment">// 32: configuration register</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Command,       0x04) <span class="comment">// 32: command register</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(IntrStatus,    0x08) <span class="comment">// 32: interrupt status</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(IntrMask,      0x0c) <span class="comment">// 32: interrupt mask</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxMaxCopy,     0x10) <span class="comment">// 32: max bytes per rx copy</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxMaxCopy,     0x14) <span class="comment">// 32: max bytes per tx copy</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(ZeroCopySize,  0x18) <span class="comment">// 32: bytes to copy if below threshold</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(ZeroCopyMark,  0x1c) <span class="comment">// 32: only zero-copy above this threshold</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(VirtualCount,  0x20) <span class="comment">// 32: number of virutal NICs</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxMaxIntr,     0x24) <span class="comment">// 32: max receives per interrupt</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxFifoSize,    0x28) <span class="comment">// 32: rx fifo capacity in bytes</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxFifoSize,    0x2c) <span class="comment">// 32: tx fifo capacity in bytes</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxFifoLow,     0x30) <span class="comment">// 32: rx fifo low watermark</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxFifoLow,     0x34) <span class="comment">// 32: tx fifo low watermark</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxFifoHigh,    0x38) <span class="comment">// 32: rx fifo high watermark</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxFifoHigh,    0x3c) <span class="comment">// 32: tx fifo high watermark</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxData,        0x40) <span class="comment">// 64: receive data</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxDone,        0x48) <span class="comment">// 64: receive done</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxWait,        0x50) <span class="comment">// 64: receive done (busy wait)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxData,        0x58) <span class="comment">// 64: transmit data</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxDone,        0x60) <span class="comment">// 64: transmit done</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(TxWait,        0x68) <span class="comment">// 64: transmit done (busy wait)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(HwAddr,        0x70) <span class="comment">// 64: mac address</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(RxStatus,      0x78)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Size,          0x80) <span class="comment">// register addres space size</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Config register bits</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_ZeroCopy, 12, 1) <span class="comment">// enable zero copy</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_DelayCopy,11, 1) <span class="comment">// enable delayed copy</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_RSS,      10, 1) <span class="comment">// enable receive side scaling</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_RxThread,  9, 1) <span class="comment">// enable receive threads</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_TxThread,  8, 1) <span class="comment">// enable transmit thread</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_Filter,    7, 1) <span class="comment">// enable receive filter</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_Vlan,      6, 1) <span class="comment">// enable vlan tagging</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_Vaddr,     5, 1) <span class="comment">// enable virtual addressing</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_Desc,      4, 1) <span class="comment">// enable tx/rx descriptors</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_Poll,      3, 1) <span class="comment">// enable polling</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_IntEn,     2, 1) <span class="comment">// enable interrupts</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_TxEn,      1, 1) <span class="comment">// enable transmit</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Config_RxEn,      0, 1) <span class="comment">// enable receive</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Command register bits</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Command_Intr,  1, 1) <span class="comment">// software interrupt</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Command_Reset, 0, 1) <span class="comment">// reset chip</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Interrupt register bits</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_Soft,      8, 1) <span class="comment">// software interrupt</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_TxLow,     7, 1) <span class="comment">// tx fifo dropped below watermark</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_TxFull,    6, 1) <span class="comment">// tx fifo full</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_TxDMA,     5, 1) <span class="comment">// tx dma completed w/ interrupt</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_TxPacket,  4, 1) <span class="comment">// packet transmitted</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_RxHigh,    3, 1) <span class="comment">// rx fifo above high watermark</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_RxEmpty,   2, 1) <span class="comment">// rx fifo empty</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_RxDMA,     1, 1) <span class="comment">// rx dma completed w/ interrupt</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">__SINIC_VAL32</a>(Intr_RxPacket,  0, 1) <span class="comment">// packet received</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Intr_All,       0x01ff) <span class="comment">// all valid interrupts</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Intr_NoDelay,   0x01cc) <span class="comment">// interrupts that aren&#39;t coalesced</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">__SINIC_REG32</a>(Intr_Res,      ~0x01ff) <span class="comment">// reserved interrupt bits</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// RX Data Description</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxData_NoDelay,  61,  1) <span class="comment">// Don&#39;t Delay this copy</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxData_Vaddr,    60,  1) <span class="comment">// Addr is virtual</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxData_Len,      40, 20) <span class="comment">// 0 - 256k</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxData_Addr,      0, 40) <span class="comment">// Address 1TB</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// TX Data Description</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxData_More,     63,  1) <span class="comment">// Packet not complete (will dma more)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxData_Checksum, 62,  1) <span class="comment">// do checksum</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxData_Vaddr,    60,  1) <span class="comment">// Addr is virtual</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxData_Len,      40, 20) <span class="comment">// 0 - 256k</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxData_Addr,      0, 40) <span class="comment">// Address 1TB</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// RX Done/Busy Information</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_Packets,   32, 16) <span class="comment">// number of packets in rx fifo</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_Busy,      31,  1) <span class="comment">// receive dma busy copying</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_Complete,  30,  1) <span class="comment">// valid data (packet complete)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_More,      29,  1) <span class="comment">// Packet has more data (dma again)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_Empty,     28,  1) <span class="comment">// rx fifo is empty</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_High,      27,  1) <span class="comment">// rx fifo is above the watermark</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_NotHigh,   26,  1) <span class="comment">// rxfifo never hit the high watermark</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_TcpError,  25,  1) <span class="comment">// TCP packet error (bad checksum)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_UdpError,  24,  1) <span class="comment">// UDP packet error (bad checksum)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_IpError,   23,  1) <span class="comment">// IP packet error (bad checksum)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_TcpPacket, 22,  1) <span class="comment">// this is a TCP packet</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_UdpPacket, 21,  1) <span class="comment">// this is a UDP packet</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_IpPacket,  20,  1) <span class="comment">// this is an IP packet</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxDone_CopyLen,    0, 20) <span class="comment">// up to 256k</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// TX Done/Busy Information</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Packets,   32, 16) <span class="comment">// number of packets in tx fifo</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Busy,      31,  1) <span class="comment">// transmit dma busy copying</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Complete,  30,  1) <span class="comment">// valid data (packet complete)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Full,      29,  1) <span class="comment">// tx fifo is full</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Low,       28,  1) <span class="comment">// tx fifo is below the watermark</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res0,      27,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res1,      26,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res2,      25,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res3,      24,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res4,      23,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res5,      22,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res6,      21,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_Res7,      20,  1) <span class="comment">// reserved</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(TxDone_CopyLen,    0, 20) <span class="comment">// up to 256k</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxStatus_Dirty,   48, 16)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxStatus_Mapped,  32, 16)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxStatus_Busy,    16, 16)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">__SINIC_VAL64</a>(RxStatus_Head,     0, 16)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structSinic_1_1Regs_1_1Info.html">  173</a></span>&#160;struct <a class="code" href="structSinic_1_1Regs_1_1Info.html">Info</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structSinic_1_1Regs_1_1Info.html#a569c00e846f165a0414675c34a2c9287">  175</a></span>&#160;    uint8_t <a class="code" href="structSinic_1_1Regs_1_1Info.html#a569c00e846f165a0414675c34a2c9287">size</a>;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structSinic_1_1Regs_1_1Info.html#a4d0259f1a69f341157f4fff0be2a6274">  176</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structSinic_1_1Regs_1_1Info.html#a4d0259f1a69f341157f4fff0be2a6274">read</a>;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structSinic_1_1Regs_1_1Info.html#ab24e185ef3f6948a34794f820cb159fa">  177</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structSinic_1_1Regs_1_1Info.html#ab24e185ef3f6948a34794f820cb159fa">write</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">  178</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">name</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <span class="comment">// namespace Regs</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">inline</span> <span class="keyword">const</span> <a class="code" href="structSinic_1_1Regs_1_1Info.html">Regs::Info</a>&amp;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespaceSinic.html#aed2d64d4f995743e60f0fee5cca4e739">  184</a></span>&#160;<a class="code" href="namespaceSinic.html#aed2d64d4f995743e60f0fee5cca4e739">regInfo</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> daddr)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keyword">static</span> <a class="code" href="structSinic_1_1Regs_1_1Info.html">Regs::Info</a> invalid = { 0, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="stringliteral">&quot;invalid&quot;</span> };</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keyword">static</span> <a class="code" href="structSinic_1_1Regs_1_1Info.html">Regs::Info</a> info [] = {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="stringliteral">&quot;Config&quot;</span>       },</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        { 4, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="stringliteral">&quot;Command&quot;</span>      },</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="stringliteral">&quot;IntrStatus&quot;</span>   },</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="stringliteral">&quot;IntrMask&quot;</span>     },</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxMaxCopy&quot;</span>    },</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxMaxCopy&quot;</span>    },</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;ZeroCopySize&quot;</span> },</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;ZeroCopyMark&quot;</span> },</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;VirtualCount&quot;</span> },</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxMaxIntr&quot;</span>    },</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxFifoSize&quot;</span>   },</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxFifoSize&quot;</span>   },</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxFifoLow&quot;</span>    },</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxFifoLow&quot;</span>    },</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxFifoHigh&quot;</span>   },</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        { 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxFifoHigh&quot;</span>   },</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="stringliteral">&quot;RxData&quot;</span>       },</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        invalid,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxDone&quot;</span>       },</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        invalid,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxWait&quot;</span>       },</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        invalid,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="stringliteral">&quot;TxData&quot;</span>       },</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        invalid,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxDone&quot;</span>       },</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        invalid,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;TxWait&quot;</span>       },</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        invalid,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;HwAddr&quot;</span>       },</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        invalid,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        { 8, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="stringliteral">&quot;RxStatus&quot;</span>     },</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        invalid,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    };</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">return</span> info[daddr / 4];</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">  226</a></span>&#160;<a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> daddr)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">if</span> (daddr &gt; Regs::Size)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceSinic.html#aed2d64d4f995743e60f0fee5cca4e739">regInfo</a>(daddr).size == 0)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <span class="comment">// namespace Sinic</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#endif // __DEV_NET_SINICREG_HH__</span></div><div class="ttc" id="namespaceSinic_1_1Regs_html_a31365c3b0fb6f3c08f07d4d1973e67dc"><div class="ttname"><a href="namespaceSinic_1_1Regs.html#a31365c3b0fb6f3c08f07d4d1973e67dc">Sinic::Regs::__SINIC_REG32</a></div><div class="ttdeci">__SINIC_REG32(Config, 0x00) __SINIC_REG32(Command</div></div>
<div class="ttc" id="namespaceSinic_html_aed2d64d4f995743e60f0fee5cca4e739"><div class="ttname"><a href="namespaceSinic.html#aed2d64d4f995743e60f0fee5cca4e739">Sinic::regInfo</a></div><div class="ttdeci">const Regs::Info &amp; regInfo(Addr daddr)</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00184">sinicreg.hh:184</a></div></div>
<div class="ttc" id="structSinic_1_1Regs_1_1Info_html"><div class="ttname"><a href="structSinic_1_1Regs_1_1Info.html">Sinic::Regs::Info</a></div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00173">sinicreg.hh:173</a></div></div>
<div class="ttc" id="structSinic_1_1Regs_1_1Info_html_a14c4a2a7fe15291e3bedc712097a2c44"><div class="ttname"><a href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">Sinic::Regs::Info::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00178">sinicreg.hh:178</a></div></div>
<div class="ttc" id="structSinic_1_1Regs_1_1Info_html_a4d0259f1a69f341157f4fff0be2a6274"><div class="ttname"><a href="structSinic_1_1Regs_1_1Info.html#a4d0259f1a69f341157f4fff0be2a6274">Sinic::Regs::Info::read</a></div><div class="ttdeci">bool read</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00176">sinicreg.hh:176</a></div></div>
<div class="ttc" id="structSinic_1_1Regs_1_1Info_html_ab24e185ef3f6948a34794f820cb159fa"><div class="ttname"><a href="structSinic_1_1Regs_1_1Info.html#ab24e185ef3f6948a34794f820cb159fa">Sinic::Regs::Info::write</a></div><div class="ttdeci">bool write</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00177">sinicreg.hh:177</a></div></div>
<div class="ttc" id="namespaceSinic_1_1Regs_html_a370b77dffaebcf4825f678637face11f"><div class="ttname"><a href="namespaceSinic_1_1Regs.html#a370b77dffaebcf4825f678637face11f">Sinic::Regs::VirtualShift</a></div><div class="ttdeci">static const int VirtualShift</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00060">sinicreg.hh:60</a></div></div>
<div class="ttc" id="structSinic_1_1Regs_1_1Info_html_a569c00e846f165a0414675c34a2c9287"><div class="ttname"><a href="structSinic_1_1Regs_1_1Info.html#a569c00e846f165a0414675c34a2c9287">Sinic::Regs::Info::size</a></div><div class="ttdeci">uint8_t size</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00175">sinicreg.hh:175</a></div></div>
<div class="ttc" id="namespaceSinic_html"><div class="ttname"><a href="namespaceSinic.html">Sinic</a></div><div class="ttdef"><b>Definition:</b> <a href="sinic_8cc_source.html#l00051">sinic.cc:51</a></div></div>
<div class="ttc" id="namespaceSinic_html_af92abee16113e5012fa829e4935d917a"><div class="ttname"><a href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">Sinic::regValid</a></div><div class="ttdeci">bool regValid(Addr daddr)</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00226">sinicreg.hh:226</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceSinic_1_1Regs_html_a7937ce95cf94fb75724a5aa46f980303"><div class="ttname"><a href="namespaceSinic_1_1Regs.html#a7937ce95cf94fb75724a5aa46f980303">Sinic::Regs::__SINIC_VAL64</a></div><div class="ttdeci">__SINIC_VAL64(RxData_Vaddr, 60, 1) __SINIC_VAL64(RxData_Len</div></div>
<div class="ttc" id="namespaceSinic_1_1Regs_html_ade19c3f47499bb3575e71cfa918cf31e"><div class="ttname"><a href="namespaceSinic_1_1Regs.html#ade19c3f47499bb3575e71cfa918cf31e">Sinic::Regs::__SINIC_VAL32</a></div><div class="ttdeci">__SINIC_VAL32(Config_ZeroCopy, 12, 1) __SINIC_VAL32(Config_DelayCopy</div></div>
<div class="ttc" id="namespaceSinic_1_1Regs_html_a82be3d370337018afdbe809eeabcb2b9"><div class="ttname"><a href="namespaceSinic_1_1Regs.html#a82be3d370337018afdbe809eeabcb2b9">Sinic::Regs::VirtualMask</a></div><div class="ttdeci">static const int VirtualMask</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00061">sinicreg.hh:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
