// Seed: 4270037521
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  logic id_2;
  type_15(
      1, 1, id_3
  );
  tri0 id_4;
  assign id_3 = id_2;
  assign id_1 = 1'b0;
  assign id_4[1] = 1;
  defparam id_5.id_6 = id_5;
  initial begin
    id_6 <= 1;
    id_2 = 1;
  end
  reg   id_7;
  logic id_8;
  assign id_7 = id_6;
  logic id_9;
  logic id_10;
  logic id_11 = 1, id_12;
  logic id_13;
  always @(posedge 1) id_2 = 1;
endmodule
