$date
	Fri Mar 12 18:59:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BeCounter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ ld $end
$var reg 1 % rst $end
$var reg 1 & up $end
$scope module bec $end
$var wire 1 " clk $end
$var wire 4 ' d [3:0] $end
$var wire 1 $ ld $end
$var wire 4 ( out [3:0] $end
$var wire 1 % rst $end
$var wire 1 & up $end
$var reg 4 ) cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
1&
0%
0$
bx #
0"
bx !
$end
#10
b0 !
b0 (
b0 )
1"
1%
#20
0"
#30
b1 !
b1 (
b1 )
1"
0%
#40
0"
#50
b0 !
b0 (
b0 )
1"
1%
#60
0"
0&
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
0%
#290
b1111 !
b1111 (
b1111 )
1"
#300
0"
#310
b1110 !
b1110 (
b1110 )
1"
#320
0"
#330
b1101 !
b1101 (
b1101 )
1"
b1010 #
b1010 '
#340
0"
1$
#350
b1100 !
b1100 (
b1100 )
1"
0$
#360
0"
#370
b1011 !
b1011 (
b1011 )
1"
#380
0"
#390
b1010 !
b1010 (
b1010 )
1"
#400
0"
#410
b1001 !
b1001 (
b1001 )
1"
#420
0"
#430
b1000 !
b1000 (
b1000 )
1"
#440
0"
#450
b111 !
b111 (
b111 )
1"
#460
0"
#470
b110 !
b110 (
b110 )
1"
#480
0"
#490
b101 !
b101 (
b101 )
1"
#500
0"
#510
b100 !
b100 (
b100 )
1"
#520
0"
#530
b11 !
b11 (
b11 )
1"
#540
0"
#550
b10 !
b10 (
b10 )
1"
#560
0"
#570
b1 !
b1 (
b1 )
1"
#580
0"
#590
b0 !
b0 (
b0 )
1"
#600
0"
#610
b1111 !
b1111 (
b1111 )
1"
#620
0"
#630
b1110 !
b1110 (
b1110 )
1"
#640
0"
#650
b1101 !
b1101 (
b1101 )
1"
#660
0"
#670
b1100 !
b1100 (
b1100 )
1"
#680
0"
#690
b1011 !
b1011 (
b1011 )
1"
#700
0"
#710
b1010 !
b1010 (
b1010 )
1"
#720
0"
#730
b1001 !
b1001 (
b1001 )
1"
#740
0"
#750
b1000 !
b1000 (
b1000 )
1"
