<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: as_regmgr.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('as__regmgr_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">as_regmgr.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="as__regmgr_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  This file is part of the ASTERICS Framework. </span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  (C) 2019 Hochschule Augsburg, University of Applied Sciences</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- File:           as_regmgr.vhd</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- Entity:         as_regmgr</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-- Company:        Efficient Embedded Systems Group at University of Applied Sciences, Augsburg, Germany</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">-- Author:         Philip Manke</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">-- Modified:       </span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">-- Description:    This module implements the registers for any module within</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--                 an ASTERICS system. It instantiates and manages a configurable</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">--                 number of &#39;as_generic_regslice&#39; modules, each a single 32 bit</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">--                 register with potentially different read/write access.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">--  This program is free software; you can redistribute it and/or</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">--  modify it under the terms of the GNU Lesser General Public</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">--  License as published by the Free Software Foundation; either</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">--  version 3 of the License, or (at your option) any later version.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">--  This program is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">--  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--  Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">--  You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">--  along with this program; if not, see &lt;http://www.gnu.org/licenses/&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">--  or write to the Free Software Foundation, Inc.,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">--  51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="vhdlkeyword">use </span>IEEE.std_logic_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="vhdlkeyword">use </span>IEEE.NUMERIC_STD.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">asterics</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="vhdlkeyword">use </span>asterics.<a class="code" href="classhelpers.html">helpers</a>.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">--use work.helpers.all;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classas__regmgr.html">   56</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classas__regmgr.html">as_regmgr</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordflow">generic</span><span class="vhdlchar">(</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    -- Width of the &#39;sw_address&#39; port</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="vhdlchar">REG_ADDR_WIDTH</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    -- Width of the register data port &#39;sw_data_[in/out]&#39;</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="vhdlchar">REG_DATA_WIDTH</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    -- Width of the portion of the address,</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    -- that distinguishes between different modules / register managers</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="vhdlchar">MODULE_ADDR_WIDTH</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    -- Number of registers associated per manager</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    -- Enable automatic register modify bit management</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="vhdlchar">AUTO_HW_REG_MODIFY_BIT</span> <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">False</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    -- Address of this module / register manager</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="vhdlchar">MODULE_BASEADDR</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordflow">port</span><span class="vhdlchar">(</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="vhdlchar">clk</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="vhdlchar">reset_n</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    -- Signals from / to AXI Slave (regmgr &lt;=&gt; SW)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    -- Address from software [unused | module address | register address]</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="vhdlchar">sw_address</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">REG_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    -- Data sent to software</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="vhdlchar">sw_data_out</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">REG_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    -- Data received from software</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="vhdlchar">sw_data_in</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">REG_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    -- Enable signal for HW -&gt; SW transfers</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="vhdlchar">sw_data_out_ena</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    -- Enable signal for SW -&gt; HW transfers</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="vhdlchar">sw_data_in_ena</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    -- Byte accurate masking for SW -&gt; HW transfers</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="vhdlchar">sw_byte_mask</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">REG_DATA_WIDTH</span> <span class="vhdlchar">/</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    -- Signals from / to hardware modules (HW &lt;=&gt; regmgr)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    -- IN and OUT registers facing hardware</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="vhdlchar">slv_ctrl_reg</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="vhdlchar">slv_status_reg</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    -- Modify (write enable) bit mask per register</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="vhdlchar">slv_reg_modify</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    -- Constant signal defining in/out capabilities per register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="vhdlchar">slv_reg_config</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">slv_reg_config_table</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <a class="code" href="classas__regmgr.html">as_regmgr</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classas__regmgr_1_1RTL.html">  103</a></span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classas__regmgr_1_1RTL.html">RTL</a> <span class="keywordflow">of</span> <a class="code" href="classas__regmgr.html">as_regmgr</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">component</span> <a class="code" href="classas__generic__regslice.html">as_generic_regslice</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">generic</span>(</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        REG_DATA_WIDTH : <span class="keywordtype">integer</span> := <span class="vhdllogic"></span><span class="vhdllogic">32</span>);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">port</span>(</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        rst_n : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">        -- Possible values (from HW view): </span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">        --      &quot;00&quot; -&gt; No register, </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">        --      &quot;01&quot; -&gt; Write-Only (HW -&gt; SW), </span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">        --      &quot;10&quot; -&gt; Read-Only (HW &lt;- SW), </span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">        --      &quot;11&quot; -&gt; Read/Write (HW &lt;=&gt; SW)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        register_behaviour : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        sw_data_in : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(REG_DATA_WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        sw_data_out : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(REG_DATA_WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        sw_data_in_ena : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        sw_byte_mask : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(REG_DATA_WIDTH / <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        hw_data_in : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(REG_DATA_WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        hw_data_out : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(REG_DATA_WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        hw_modify : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">c_reg_addr_width</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdlchar">MODULE_ADDR_WIDTH</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    -- Collection of the data_in_enable inputs of the registers</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">arr_sw_data_in_ena</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    -- sw_data_out &lt;= register contents</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    -- Collection of data outputs from all registers of this module</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">arr_sw_data_out</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_modify_arr</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_content</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    -- Handle requests:</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    reg_address_decode: <span class="keywordflow">process</span>(sw_address, sw_data_in_ena, arr_sw_data_out, sw_data_out_ena, slv_reg_config)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">variable</span> <span class="vhdlchar">module_address</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">variable</span> <span class="vhdlchar">register_number</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">        -- Set all enable signals to &#39;0&#39;</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="vhdlchar">arr_sw_data_in_ena</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">        -- Clear data output to software</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="vhdlchar">sw_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">        -- Split address into module address and register address:</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="vhdlchar">module_address</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">to_integer</span><span class="vhdlchar">(</span><span class="keywordtype">unsigned</span><span class="vhdlchar">(</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="vhdlchar">sw_address</span><span class="vhdlchar">(</span><span class="vhdlchar">REG_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                       <span class="vhdlchar">c_reg_addr_width</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="vhdlchar">register_number</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">to_integer</span><span class="vhdlchar">(</span><span class="keywordtype">unsigned</span><span class="vhdlchar">(</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <span class="vhdlchar">sw_address</span><span class="vhdlchar">(</span><span class="vhdlchar">c_reg_addr_width</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">        -- On modify request:</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">sw_data_in_ena</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">            -- Check module address - is this the addressed module?</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">module_address</span> <span class="vhdlchar">=</span> <span class="vhdlchar">MODULE_BASEADDR</span> <span class="keywordflow">and</span> <span class="vhdlchar">register_number</span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar">REG_COUNT</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">                -- Make sure the addressed register is modifiable by software</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">slv_reg_config</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">                    -- Set data in enable for the addressed register</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    <span class="vhdlchar">arr_sw_data_in_ena</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">                    -- For simulation purposes: Complain on &quot;failed&quot; write by software</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    <span class="keywordflow">report</span><span class="vhdlchar">(</span><span class="keyword">&quot;Out of bounds write detected for register number: &quot;</span> <span class="vhdlchar">&amp;</span> <span class="keywordtype">integer</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">image</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                            <span class="vhdlchar">&amp;</span> <span class="keyword">&quot; of module with address: &quot;</span> <span class="vhdlchar">&amp;</span> <span class="keywordtype">integer</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">image</span><span class="vhdlchar">(</span><span class="vhdlchar">module_address</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">        -- On data request by software</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">elsif</span> <span class="vhdlchar">sw_data_out_ena</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">            -- Check module address - is this the addressed module?</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">module_address</span> <span class="vhdlchar">=</span> <span class="vhdlchar">MODULE_BASEADDR</span> <span class="keywordflow">and</span> <span class="vhdlchar">register_number</span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar">REG_COUNT</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">                -- Make sure the addressed register is readable by software</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">slv_reg_config</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">                    -- Set the sw_data_out port to the addressed registers data output</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                    <span class="vhdlchar">sw_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">arr_sw_data_out</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">                    -- For simulation purposes: Complain on &quot;failed&quot; read by software</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                    <span class="keywordflow">report</span><span class="vhdlchar">(</span><span class="keyword">&quot;Out of bounds read detected for register number: &quot;</span> <span class="vhdlchar">&amp;</span> <span class="keywordtype">integer</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">image</span><span class="vhdlchar">(</span><span class="vhdlchar">register_number</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                            <span class="vhdlchar">&amp;</span> <span class="keyword">&quot; of module with address: &quot;</span> <span class="vhdlchar">&amp;</span> <span class="keywordtype">integer</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">image</span><span class="vhdlchar">(</span><span class="vhdlchar">module_address</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">reg_address_decode</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="vhdlchar">slv_ctrl_reg</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_content</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">    -- Register generator:</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    -- Auto modify for bidirectional registers:</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    -- Automatically set the hardware write enable bit when </span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    -- the value from hardware changes (ie differs from the value </span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">    --   sent to hardware ^= the value stored in the register)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    p_auto_mod_enable: <span class="keywordflow">process</span>(slv_status_reg, reg_content, arr_sw_data_in_ena, slv_reg_config, slv_reg_modify) <span class="keywordflow">is</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">for</span> <span class="vhdlchar">N</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">AUTO_HW_REG_MODIFY_BIT</span> <span class="vhdlchar">=</span> <span class="vhdlchar">True</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">slv_reg_config</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">AS_REG_BOTH</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">slv_status_reg</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">/=</span> <span class="vhdlchar">reg_content</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                    <span class="vhdlchar">reg_modify_arr</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">elsif</span> <span class="vhdlchar">arr_sw_data_in_ena</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    <span class="vhdlchar">reg_modify_arr</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                    <span class="vhdlchar">reg_modify_arr</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                <span class="vhdlchar">reg_modify_arr</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg_modify</span><span class="vhdlchar">(</span><span class="vhdlchar">N</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    -- Generate the maximum register number according to the register configuration table</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">    -- Registers configured as &quot;00&quot; should be optimized out during optimization phases of synthesis</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="vhdlchar">module_registers</span><span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">N</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">REG_COUNT</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        generic_register_slice: <a class="code" href="classas__generic__regslice.html">as_generic_regslice</a></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">generic</span> <span class="keywordflow">map</span>(</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            REG_DATA_WIDTH =&gt; REG_DATA_WIDTH</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">port</span> <span class="keywordflow">map</span>(</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            clk =&gt; clk,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            rst_n =&gt; reset_n,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            register_behaviour =&gt; slv_reg_config<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            sw_data_in =&gt; sw_data_in,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            sw_data_out =&gt; arr_sw_data_out<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            sw_byte_mask =&gt; sw_byte_mask,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            sw_data_in_ena =&gt; arr_sw_data_in_ena<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            hw_data_in =&gt; slv_status_reg<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            hw_data_out =&gt; reg_content<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            hw_modify =&gt; reg_modify_arr<span class="vhdlchar">(</span>N<span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <a class="code" href="classas__regmgr_1_1RTL.html">RTL</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aclassas__generic__regslice_html"><div class="ttname"><a href="classas__generic__regslice.html">as_generic_regslice</a></div><div class="ttdef"><b>Definition:</b> <a href="as__generic__regslice_8vhd_source.html#l00049">as_generic_regslice.vhd:49</a></div></div>
<div class="ttc" id="agroup__helpers_html_gaef5c995650652cf0a6db7ab6a45c06d1"><div class="ttname"><a href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">helpers.slv_reg_config_table</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of std_logic_vector( 1 downto  0) slv_reg_config_table</div><div class="ttdoc">Slave register configuration data vector.</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00091">helpers.vhd:91</a></div></div>
<div class="ttc" id="agroup__helpers_html_ga9d1a47c57bbf23a1bd961d019aaad227"><div class="ttname"><a href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">helpers.slv_reg_data</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of std_logic_vector( 31 downto  0) slv_reg_data</div><div class="ttdoc">Slave register data vector.</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00089">helpers.vhd:89</a></div></div>
<div class="ttc" id="aclassas__regmgr_html"><div class="ttname"><a href="classas__regmgr.html">as_regmgr</a></div><div class="ttdef"><b>Definition:</b> <a href="as__regmgr_8vhd_source.html#l00056">as_regmgr.vhd:56</a></div></div>
<div class="ttc" id="aclasshelpers_html"><div class="ttname"><a href="classhelpers.html">helpers</a></div><div class="ttdoc">Log2 function for any positive number. Implements (int) ceil(log2(n))</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00064">helpers.vhd:64</a></div></div>
<div class="ttc" id="aclassas__regmgr_1_1RTL_html"><div class="ttname"><a href="classas__regmgr_1_1RTL.html">as_regmgr.RTL</a></div><div class="ttdef"><b>Definition:</b> <a href="as__regmgr_8vhd_source.html#l00103">as_regmgr.vhd:103</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e05d7e2b1ecd646af5bb94391405f3b5.html">modules</a></li><li class="navelem"><a class="el" href="dir_e069e3b8f9337a4344452fec288b4a06.html">as_misc</a></li><li class="navelem"><a class="el" href="dir_a584401b805c082fe2c3f33be6e3fcb9.html">hardware</a></li><li class="navelem"><a class="el" href="dir_28e308b0b22c51554a76089bb80f8670.html">hdl</a></li><li class="navelem"><a class="el" href="dir_0c4b5dc9ed75f97a32ca4fc6a3efcfe4.html">vhdl</a></li><li class="navelem"><a class="el" href="dir_890aa7d76a7ae52e834fafcfbd6537a8.html">register_interface</a></li><li class="navelem"><a class="el" href="as__regmgr_8vhd.html">as_regmgr.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
