==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../source_files/src/dut.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4933 ; free virtual = 14425
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [XFORM 203-721] Changing loop 'Loop_sum_loop_proc' (../source_files/src/dut.cpp:31) to a process function for dataflow in function 'sin_taylor_series'.
INFO: [XFORM 203-712] Applying dataflow to function 'sin_taylor_series' (../source_files/src/dut.cpp:23), detected/extracted 3 process function(s):
	 'Loop_sum_loop_proc'
	 'Block_sin_taylor_series_.exit2_proc'
	 '__../source_files/src/dut.cpp_line36_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4915 ; free virtual = 14408
WARNING: [XFORM 203-631] Renaming function '__../source_files/src/dut.cpp_line36_proc' into __../source_files/sr.
WARNING: [XFORM 203-631] Renaming function 'Block_sin_taylor_series_.exit2_proc' (../source_files/src/dut.cpp:36:2) into Block_sin_taylor_ser.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4880 ; free virtual = 14373
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sin_taylor_series' ...
WARNING: [SYN 201-103] Legalizing function name '__../source_files/sr' to 'p_source_files_sr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'power_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 106.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 106.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fact_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 107.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 107.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 107.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 107.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 108.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 108.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 108.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 108.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 108.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 108.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dmul_64ns_64ns_64_6_max_dsp' to 'sin_taylor_seriesbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'power'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sin_taylor_seriesbkb' is changed to 'sin_taylor_seriesbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_sitodp_32ns_64_6' to 'sin_taylor_seriescud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriescud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fact'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dadd_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_ddiv_64ns_64ns_64_31' to 'sin_taylor_serieseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_serieseOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sum_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dsub_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_sin_taylor_ser'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 110.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_source_files_sr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 111.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sin_taylor_series/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sin_taylor_series' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_taylor_series'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 111.454 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4872 ; free virtual = 14365
INFO: [SYSC 207-301] Generating SystemC RTL for sin_taylor_series.
INFO: [VHDL 208-304] Generating VHDL RTL for sin_taylor_series.
INFO: [VLOG 209-307] Generating Verilog RTL for sin_taylor_series.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total elapsed time: 125.3 seconds; peak allocated memory: 111.454 MB.
