Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_display_bomb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display_bomb.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display_bomb"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display_bomb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_control.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\seven_segment.v" into library work
Parsing module <seven_segment>.
Parsing module <binary_to_seven>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\score_2_dec.v" into library work
Parsing module <score_2_dec>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\Sad_Bomber.v" into library work
Parsing module <Sad_Bomber>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\pad.v" into library work
Parsing module <pad>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\HappyBomber_NoBomb.v" into library work
Parsing module <HappyBomber_NoBomb>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\HappyBomber_bomb.v" into library work
Parsing module <HappyBomber_bomb>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\btwo.v" into library work
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bthree.v" into library work
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bomb_sprite.v" into library work
Parsing module <bomb_sprite>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfour.v" into library work
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfive.v" into library work
Parsing module <bfive>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\font_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" into library work
Parsing module <vga_display_bomb>.
WARNING:HDLCompiler:248 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 320: Block identifier is required on this block
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\btwo_synth.v" into library work
Parsing module <btwo>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bthree_synth.v" into library work
Parsing module <bthree>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfour_synth.v" into library work
Parsing module <bfour>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfive_synth.v" into library work

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display_bomb>.
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 30: Using initial value of bomb_two_address since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 33: Using initial value of bomb_three_address since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 36: Using initial value of bomb_four_address since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 39: Using initial value of bomb_five_address since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 340: Using initial value of hbnb_lo since it is never assigned

Elaborating module <score_2_dec>.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\score_2_dec.v" Line 24: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\score_2_dec.v" Line 27: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <seven_segment>.

Elaborating module <binary_to_seven>.
WARNING:HDLCompiler:189 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 165: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 10-bit.

Elaborating module <font_rom>.
WARNING:HDLCompiler:189 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 172: Size mismatch in connection of port <sel>. Formal port size is 5-bit while actual signal size is 6-bit.

Elaborating module <bomb_sprite>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bomb_sprite.v" Line 39: Empty module <bomb_sprite> remains a black box.

Elaborating module <btwo>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\btwo_synth.v" Line 61: Empty module <btwo> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 190: Assignment to bomb_two_dout ignored, since the identifier is never used

Elaborating module <bthree>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bthree_synth.v" Line 61: Empty module <bthree> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 198: Assignment to bomb_three_dout ignored, since the identifier is never used

Elaborating module <bfour>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfour_synth.v" Line 61: Empty module <bfour> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 206: Assignment to bomb_four_dout ignored, since the identifier is never used

Elaborating module <bfive>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\bfive.v" Line 39: Empty module <bfive> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 213: Assignment to bomb_five_dout ignored, since the identifier is never used

Elaborating module <HappyBomber_bomb>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\HappyBomber_bomb.v" Line 39: Empty module <HappyBomber_bomb> remains a black box.

Elaborating module <HappyBomber_NoBomb>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\HappyBomber_NoBomb.v" Line 39: Empty module <HappyBomber_NoBomb> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 232: Assignment to hbnb_dout ignored, since the identifier is never used

Elaborating module <Sad_Bomber>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\Sad_Bomber.v" Line 39: Empty module <Sad_Bomber> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 241: Assignment to sb_dout ignored, since the identifier is never used

Elaborating module <pad>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\ipcore_dir\pad.v" Line 39: Empty module <pad> remains a black box.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 276: Assignment to bomb_two_block ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 277: Assignment to bomb_three_block ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 278: Assignment to bomb_four_block ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 279: Assignment to bomb_five_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 284: Assignment to hbnb_block ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 285: Assignment to sb_block ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 397: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 451: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 490: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 530: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 568: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 385: Assignment to flag ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 711: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 714: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 717: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 733: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 745: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 749: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 767: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 804: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 870: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 894: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 915: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 918: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" Line 925: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display_bomb>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v".
        tile_wd = 8
        tile_ht = 16
        tile_top = 100
        text_H_ctr = 320
        N = 2
        M = 19
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 185: Output port <douta> of the instance <bomb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 193: Output port <douta> of the instance <bomb3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 201: Output port <douta> of the instance <bomb4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 208: Output port <douta> of the instance <bomb5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 227: Output port <douta> of the instance <hbnb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_display.v" line 236: Output port <douta> of the instance <sb> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_25MHz>.
    Found 19-bit register for signal <count_tiny>.
    Found 1-bit register for signal <clk_slow>.
    Found 1-bit register for signal <bmb>.
    Found 11-bit register for signal <bomb_top>.
    Found 11-bit register for signal <bomb_bot>.
    Found 1-bit register for signal <sync_flag>.
    Found 10-bit register for signal <score>.
    Found 11-bit register for signal <bomb_lo>.
    Found 11-bit register for signal <bomb_hi>.
    Found 11-bit register for signal <bomb_two_bot>.
    Found 11-bit register for signal <bomb_two_lo>.
    Found 11-bit register for signal <bomb_two_hi>.
    Found 11-bit register for signal <bomb_three_bot>.
    Found 11-bit register for signal <bomb_three_lo>.
    Found 11-bit register for signal <bomb_three_hi>.
    Found 11-bit register for signal <bomb_four_bot>.
    Found 11-bit register for signal <bomb_four_lo>.
    Found 11-bit register for signal <bomb_four_hi>.
    Found 11-bit register for signal <bomb_five_bot>.
    Found 11-bit register for signal <bomb_five_lo>.
    Found 11-bit register for signal <bomb_five_hi>.
    Found 11-bit register for signal <hbb_lo>.
    Found 11-bit register for signal <hbb_hi>.
    Found 11-bit register for signal <b2_lo>.
    Found 11-bit register for signal <b2_hi>.
    Found 11-bit register for signal <pad_lo>.
    Found 11-bit register for signal <pad_hi>.
    Found 13-bit register for signal <hbb_address>.
    Found 13-bit register for signal <hbnb_address>.
    Found 13-bit register for signal <sb_address>.
    Found 10-bit register for signal <pad_address>.
    Found 25-bit register for signal <color_timer>.
    Found 3-bit register for signal <R_val>.
    Found 1-bit register for signal <size_timer>.
    Found 4-bit register for signal <font_scale>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 5-bit register for signal <row_ctr>.
    Found 128-bit register for signal <tile_ctr>.
    Found 2-bit register for signal <x_ctr>.
    Found 4-bit register for signal <char_ctr>.
    Found 2-bit register for signal <y_ctr>.
    Found 6-bit register for signal <char_sel>.
    Found 10-bit register for signal <bomb_address>.
    Found 2-bit register for signal <count>.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_99_OUT> created at line 309.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_103_OUT> created at line 309.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_110_OUT> created at line 310.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_113_OUT> created at line 310.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_119_OUT> created at line 311.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_122_OUT> created at line 311.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_128_OUT> created at line 312.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_137_OUT> created at line 313.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_146_OUT> created at line 314.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_156_OUT> created at line 315.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_166_OUT> created at line 316.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_170_OUT> created at line 316.
    Found 11-bit subtractor for signal <hbb_lo[10]_GND_1_o_sub_392_OUT> created at line 612.
    Found 11-bit subtractor for signal <hbb_hi[10]_GND_1_o_sub_393_OUT> created at line 613.
    Found 11-bit subtractor for signal <b2_lo[10]_GND_1_o_sub_394_OUT> created at line 614.
    Found 11-bit subtractor for signal <b2_hi[10]_GND_1_o_sub_395_OUT> created at line 615.
    Found 11-bit subtractor for signal <pad_lo[10]_GND_1_o_sub_408_OUT> created at line 684.
    Found 11-bit subtractor for signal <pad_hi[10]_GND_1_o_sub_409_OUT> created at line 685.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_463_OUT> created at line 734.
    Found 128-bit subtractor for signal <tile_ctr[127]_GND_1_o_sub_465_OUT> created at line 735.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_466_OUT> created at line 737.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_1_OUT> created at line 136.
    Found 19-bit adder for signal <count_tiny[18]_GND_1_o_add_4_OUT> created at line 148.
    Found 10-bit adder for signal <n0983[1:10]> created at line 314.
    Found 10-bit adder for signal <n0985[9:0]> created at line 315.
    Found 10-bit adder for signal <n0987[9:0]> created at line 316.
    Found 10-bit adder for signal <n0989[9:0]> created at line 316.
    Found 9-bit adder for signal <n0991[8:0]> created at line 316.
    Found 12-bit adder for signal <n0935> created at line 388.
    Found 10-bit adder for signal <score[9]_GND_1_o_add_238_OUT> created at line 397.
    Found 11-bit adder for signal <bomb_top[10]_GND_1_o_add_243_OUT> created at line 404.
    Found 11-bit adder for signal <bomb_bot[10]_GND_1_o_add_244_OUT> created at line 405.
    Found 12-bit adder for signal <n0939> created at line 449.
    Found 11-bit adder for signal <bomb_two_bot[10]_GND_1_o_add_271_OUT> created at line 458.
    Found 12-bit adder for signal <n0943> created at line 488.
    Found 11-bit adder for signal <bomb_three_bot[10]_GND_1_o_add_303_OUT> created at line 497.
    Found 12-bit adder for signal <n0947> created at line 528.
    Found 11-bit adder for signal <bomb_four_bot[10]_GND_1_o_add_335_OUT> created at line 537.
    Found 12-bit adder for signal <n0951> created at line 566.
    Found 11-bit adder for signal <bomb_five_bot[10]_GND_1_o_add_367_OUT> created at line 576.
    Found 11-bit adder for signal <hbb_lo[10]_GND_1_o_add_385_OUT> created at line 602.
    Found 11-bit adder for signal <hbb_hi[10]_GND_1_o_add_386_OUT> created at line 603.
    Found 11-bit adder for signal <b2_lo[10]_GND_1_o_add_387_OUT> created at line 604.
    Found 11-bit adder for signal <b2_hi[10]_GND_1_o_add_388_OUT> created at line 605.
    Found 11-bit adder for signal <pad_lo[10]_GND_1_o_add_404_OUT> created at line 679.
    Found 11-bit adder for signal <pad_hi[10]_GND_1_o_add_405_OUT> created at line 680.
    Found 25-bit adder for signal <color_timer[24]_GND_1_o_add_448_OUT> created at line 711.
    Found 3-bit adder for signal <R_val[2]_GND_1_o_add_449_OUT> created at line 714.
    Found 4-bit adder for signal <font_scale[3]_GND_1_o_add_450_OUT> created at line 717.
    Found 5-bit adder for signal <row_ctr[4]_GND_1_o_add_461_OUT> created at line 733.
    Found 2-bit adder for signal <y_ctr[1]_GND_1_o_add_470_OUT> created at line 745.
    Found 4-bit adder for signal <char_ctr[3]_GND_1_o_add_474_OUT> created at line 749.
    Found 128-bit adder for signal <tile_ctr[127]_GND_1_o_add_475_OUT> created at line 750.
    Found 2-bit adder for signal <x_ctr[1]_GND_1_o_add_494_OUT> created at line 767.
    Found 10-bit adder for signal <bomb_address[9]_GND_1_o_add_512_OUT> created at line 804.
    Found 13-bit adder for signal <hbb_address[12]_GND_1_o_add_517_OUT> created at line 870.
    Found 10-bit adder for signal <pad_address[9]_GND_1_o_add_520_OUT> created at line 894.
    Found 2x4-bit multiplier for signal <PWR_1_o_font_scale[3]_MuLt_161_OUT> created at line 316.
    Found 8x6-bit Read Only RAM for signal <_n1143>
    Found 1-bit 128-to-1 multiplexer for signal <tile_ctr[6]_tile[127]_Mux_523_o> created at line 913.
    Found 11-bit comparator lessequal for signal <n0006> created at line 275
    Found 11-bit comparator lessequal for signal <n0008> created at line 275
    Found 11-bit comparator lessequal for signal <n0011> created at line 275
    Found 11-bit comparator lessequal for signal <n0014> created at line 275
    Found 11-bit comparator lessequal for signal <n0018> created at line 283
    Found 11-bit comparator lessequal for signal <n0020> created at line 283
    Found 11-bit comparator lessequal for signal <n0026> created at line 286
    Found 11-bit comparator lessequal for signal <n0028> created at line 286
    Found 11-bit comparator lessequal for signal <n0031> created at line 286
    Found 11-bit comparator lessequal for signal <n0034> created at line 286
    Found 11-bit comparator lessequal for signal <n0038> created at line 287
    Found 11-bit comparator lessequal for signal <n0041> created at line 287
    Found 11-bit comparator lessequal for signal <n0045> created at line 288
    Found 11-bit comparator lessequal for signal <n0048> created at line 288
    Found 11-bit comparator lessequal for signal <n0052> created at line 290
    Found 11-bit comparator lessequal for signal <n0055> created at line 290
    Found 11-bit comparator lessequal for signal <n0059> created at line 291
    Found 11-bit comparator lessequal for signal <n0062> created at line 291
    Found 11-bit comparator lessequal for signal <n0066> created at line 292
    Found 11-bit comparator lessequal for signal <n0068> created at line 292
    Found 11-bit comparator lessequal for signal <n0073> created at line 294
    Found 11-bit comparator lessequal for signal <n0075> created at line 294
    Found 11-bit comparator lessequal for signal <n0078> created at line 294
    Found 11-bit comparator lessequal for signal <n0081> created at line 294
    Found 11-bit comparator lessequal for signal <n0085> created at line 295
    Found 11-bit comparator lessequal for signal <n0087> created at line 295
    Found 11-bit comparator lessequal for signal <n0093> created at line 296
    Found 11-bit comparator lessequal for signal <n0095> created at line 296
    Found 11-bit comparator lessequal for signal <n0101> created at line 297
    Found 11-bit comparator lessequal for signal <n0103> created at line 297
    Found 11-bit comparator lessequal for signal <n0109> created at line 298
    Found 11-bit comparator lessequal for signal <n0111> created at line 298
    Found 11-bit comparator lessequal for signal <n0117> created at line 299
    Found 11-bit comparator lessequal for signal <n0119> created at line 299
    Found 11-bit comparator lessequal for signal <n0125> created at line 301
    Found 11-bit comparator lessequal for signal <n0127> created at line 301
    Found 11-bit comparator lessequal for signal <n0133> created at line 302
    Found 11-bit comparator lessequal for signal <n0135> created at line 302
    Found 11-bit comparator lessequal for signal <n0141> created at line 303
    Found 11-bit comparator lessequal for signal <n0143> created at line 303
    Found 11-bit comparator lessequal for signal <n0149> created at line 304
    Found 11-bit comparator lessequal for signal <n0151> created at line 304
    Found 32-bit comparator lessequal for signal <n0158> created at line 309
    Found 32-bit comparator lessequal for signal <n0161> created at line 309
    Found 32-bit comparator lessequal for signal <n0168> created at line 310
    Found 32-bit comparator lessequal for signal <n0171> created at line 310
    Found 32-bit comparator lessequal for signal <n0178> created at line 311
    Found 32-bit comparator lessequal for signal <n0181> created at line 311
    Found 32-bit comparator lessequal for signal <n0188> created at line 312
    Found 11-bit comparator lessequal for signal <n0190> created at line 312
    Found 11-bit comparator lessequal for signal <n0196> created at line 313
    Found 32-bit comparator lessequal for signal <n0199> created at line 313
    Found 11-bit comparator lessequal for signal <n0206> created at line 314
    Found 32-bit comparator lessequal for signal <n0209> created at line 314
    Found 11-bit comparator lessequal for signal <n0216> created at line 315
    Found 32-bit comparator lessequal for signal <n0219> created at line 315
    Found 11-bit comparator lessequal for signal <n0227> created at line 316
    Found 32-bit comparator lessequal for signal <n0231> created at line 316
    Found 11-bit comparator lessequal for signal <n0234> created at line 316
    Found 32-bit comparator lessequal for signal <n0239> created at line 316
    Found 11-bit comparator greater for signal <bomb_bot[10]_GND_1_o_LessThan_229_o> created at line 388
    Found 11-bit comparator greater for signal <n0244> created at line 388
    Found 12-bit comparator lessequal for signal <n0247> created at line 388
    Found 11-bit comparator greater for signal <bomb_bot[10]_GND_1_o_LessThan_241_o> created at line 401
    Found 11-bit comparator greater for signal <bomb_hi[10]_pad_lo[10]_LessThan_243_o> created at line 401
    Found 11-bit comparator lessequal for signal <GND_1_o_bomb_bot[10]_LessThan_246_o> created at line 409
    Found 11-bit comparator greater for signal <bomb_two_bot[10]_GND_1_o_LessThan_256_o> created at line 443
    Found 11-bit comparator greater for signal <n0279> created at line 449
    Found 12-bit comparator lessequal for signal <n0282> created at line 449
    Found 11-bit comparator greater for signal <bomb_two_bot[10]_GND_1_o_LessThan_268_o> created at line 454
    Found 11-bit comparator greater for signal <bomb_two_hi[10]_pad_lo[10]_LessThan_270_o> created at line 454
    Found 11-bit comparator greater for signal <bomb_three_bot[10]_GND_1_o_LessThan_288_o> created at line 482
    Found 11-bit comparator greater for signal <n0307> created at line 488
    Found 12-bit comparator lessequal for signal <n0310> created at line 488
    Found 11-bit comparator greater for signal <bomb_three_bot[10]_GND_1_o_LessThan_300_o> created at line 493
    Found 11-bit comparator greater for signal <bomb_three_hi[10]_pad_lo[10]_LessThan_302_o> created at line 493
    Found 11-bit comparator greater for signal <bomb_four_bot[10]_GND_1_o_LessThan_320_o> created at line 522
    Found 11-bit comparator greater for signal <n0335> created at line 528
    Found 12-bit comparator lessequal for signal <n0338> created at line 528
    Found 11-bit comparator greater for signal <bomb_four_bot[10]_GND_1_o_LessThan_332_o> created at line 533
    Found 11-bit comparator greater for signal <bomb_four_hi[10]_pad_lo[10]_LessThan_334_o> created at line 533
    Found 11-bit comparator greater for signal <bomb_five_bot[10]_GND_1_o_LessThan_352_o> created at line 560
    Found 11-bit comparator greater for signal <n0363> created at line 566
    Found 12-bit comparator lessequal for signal <n0366> created at line 566
    Found 11-bit comparator greater for signal <bomb_five_bot[10]_GND_1_o_LessThan_364_o> created at line 572
    Found 11-bit comparator greater for signal <bomb_five_hi[10]_pad_lo[10]_LessThan_366_o> created at line 572
    Found 11-bit comparator greater for signal <hbb_hi[10]_GND_1_o_LessThan_384_o> created at line 599
    Found 11-bit comparator greater for signal <bomb_hi[10]_GND_1_o_LessThan_385_o> created at line 599
    Found 11-bit comparator greater for signal <GND_1_o_hbb_lo[10]_LessThan_390_o> created at line 610
    Found 11-bit comparator greater for signal <GND_1_o_bomb_lo[10]_LessThan_391_o> created at line 610
    Found 11-bit comparator greater for signal <pad_hi[10]_GND_1_o_LessThan_404_o> created at line 678
    Found 11-bit comparator greater for signal <GND_1_o_pad_lo[10]_LessThan_407_o> created at line 682
    Found 3-bit comparator greater for signal <R_val[2]_PWR_1_o_LessThan_447_o> created at line 709
    Found 25-bit comparator greater for signal <color_timer[24]_PWR_1_o_LessThan_448_o> created at line 710
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_464_o> created at line 734
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_467_o> created at line 737
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_470_o> created at line 742
    Found 10-bit comparator lessequal for signal <bomb_address[9]_PWR_1_o_LessThan_512_o> created at line 804
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  51 Adder/Subtractor(s).
	inferred 524 D-type flip-flop(s).
	inferred  98 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <vga_display_bomb> synthesized.

Synthesizing Unit <score_2_dec>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\score_2_dec.v".
    Found 4-bit adder for signal <n0132> created at line 24.
    Found 4-bit adder for signal <bin_in[9]_GND_2_o_add_3_OUT> created at line 24.
    Found 4-bit adder for signal <bin_in[8]_GND_2_o_add_5_OUT> created at line 24.
    Found 4-bit adder for signal <bin_in[7]_GND_2_o_add_7_OUT> created at line 24.
    Found 4-bit adder for signal <n0140> created at line 27.
    Found 4-bit adder for signal <bin_in[6]_GND_2_o_add_11_OUT> created at line 24.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_13_OUT> created at line 27.
    Found 4-bit adder for signal <bin_in[5]_GND_2_o_add_15_OUT> created at line 24.
    Found 4-bit adder for signal <bin_in[9]_GND_2_o_add_17_OUT> created at line 27.
    Found 4-bit adder for signal <bin_in[4]_GND_2_o_add_19_OUT> created at line 24.
    Found 4-bit adder for signal <bin_in[8]_GND_2_o_add_21_OUT> created at line 27.
    Found 4-bit adder for signal <n0154> created at line 30.
    Found 3-bit comparator lessequal for signal <n0000> created at line 23
    Found 4-bit comparator lessequal for signal <n0007> created at line 23
    Found 4-bit comparator lessequal for signal <n0014> created at line 23
    Found 4-bit comparator lessequal for signal <n0021> created at line 23
    Found 3-bit comparator lessequal for signal <n0028> created at line 26
    Found 4-bit comparator lessequal for signal <n0035> created at line 23
    Found 4-bit comparator lessequal for signal <n0042> created at line 26
    Found 4-bit comparator lessequal for signal <n0049> created at line 23
    Found 4-bit comparator lessequal for signal <n0056> created at line 26
    Found 4-bit comparator lessequal for signal <n0063> created at line 23
    Found 4-bit comparator lessequal for signal <n0070> created at line 26
    Found 3-bit comparator lessequal for signal <n0077> created at line 29
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <score_2_dec> synthesized.

Synthesizing Unit <seven_segment>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\seven_segment.v".
        N = 10
    Found 1-bit register for signal <slow_clk>.
    Found 4-bit register for signal <digit>.
    Found 4-bit register for signal <four_bits_in>.
    Found 10-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <digit>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 1110                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <count[9]_GND_3_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <seven_segment> synthesized.

Synthesizing Unit <binary_to_seven>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\seven_segment.v".
    Found 16x7-bit Read Only RAM for signal <data_out>
    Summary:
	inferred   1 RAM(s).
Unit <binary_to_seven> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\font_rom.v".
WARNING:Xst:2999 - Signal 'font', unconnected in block 'font_rom', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <font>, simulation mismatch.
    Found 31x128-bit single-port Read Only RAM <Mram_font> for signal <font>.
    Found 128-bit register for signal <char_out>.
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <font_rom> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_4_16_2015\VGA_control.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_15_o_add_4_OUT> created at line 28.
    Found 11-bit adder for signal <vcounter[10]_GND_15_o_add_12_OUT> created at line 36.
    Found 11-bit comparator lessequal for signal <n0014> created at line 43
    Found 11-bit comparator greater for signal <hcounter[10]_GND_15_o_LessThan_20_o> created at line 43
    Found 11-bit comparator lessequal for signal <n0020> created at line 50
    Found 11-bit comparator greater for signal <vcounter[10]_GND_15_o_LessThan_23_o> created at line 50
    Found 11-bit comparator greater for signal <hcounter[10]_GND_15_o_LessThan_24_o> created at line 55
    Found 11-bit comparator greater for signal <vcounter[10]_GND_15_o_LessThan_25_o> created at line 55
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 31x128-bit single-port Read Only RAM                  : 1
 8x6-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 66
 10-bit adder                                          : 8
 10-bit subtractor                                     : 5
 11-bit adder                                          : 8
 11-bit addsub                                         : 6
 11-bit subtractor                                     : 4
 12-bit adder                                          : 5
 128-bit adder                                         : 1
 128-bit subtractor                                    : 1
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 3
 4-bit adder                                           : 14
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 56
 1-bit register                                        : 9
 10-bit register                                       : 4
 11-bit register                                       : 24
 128-bit register                                      : 2
 13-bit register                                       : 3
 19-bit register                                       : 1
 2-bit register                                        : 4
 25-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 116
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 30
 11-bit comparator lessequal                           : 51
 12-bit comparator lessequal                           : 5
 25-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 12
 4-bit comparator lessequal                            : 9
# Multiplexers                                         : 114
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 2-to-1 multiplexer                              : 48
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 2
 128-bit 2-to-1 multiplexer                            : 12
 13-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bomb_sprite.ngc>.
Reading core <ipcore_dir/btwo.ngc>.
Reading core <ipcore_dir/bthree.ngc>.
Reading core <ipcore_dir/bfour.ngc>.
Reading core <ipcore_dir/bfive.ngc>.
Reading core <ipcore_dir/HappyBomber_bomb.ngc>.
Reading core <ipcore_dir/HappyBomber_NoBomb.ngc>.
Reading core <ipcore_dir/Sad_Bomber.ngc>.
Reading core <ipcore_dir/pad.ngc>.
Loading core <bomb_sprite> for timing and area information for instance <bomb>.
Loading core <btwo> for timing and area information for instance <bomb2>.
Loading core <bthree> for timing and area information for instance <bomb3>.
Loading core <bfour> for timing and area information for instance <bomb4>.
Loading core <bfive> for timing and area information for instance <bomb5>.
Loading core <HappyBomber_bomb> for timing and area information for instance <hbb>.
Loading core <HappyBomber_NoBomb> for timing and area information for instance <hbnb>.
Loading core <Sad_Bomber> for timing and area information for instance <sb>.
Loading core <pad> for timing and area information for instance <pad>.
WARNING:Xst:1293 - FF/Latch <sync_flag> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <binary_to_seven>.
INFO:Xst:3231 - The small RAM <Mram_data_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_in>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
Unit <binary_to_seven> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3231 - The small RAM <Mram_font> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 128-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <seven_segment> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display_bomb>.
The following registers are absorbed into counter <count_tiny>: 1 register on signal <count_tiny>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hbb_lo>: 1 register on signal <hbb_lo>.
The following registers are absorbed into counter <hbb_hi>: 1 register on signal <hbb_hi>.
The following registers are absorbed into counter <b2_lo>: 1 register on signal <b2_lo>.
The following registers are absorbed into counter <b2_hi>: 1 register on signal <b2_hi>.
The following registers are absorbed into counter <pad_lo>: 1 register on signal <pad_lo>.
The following registers are absorbed into counter <pad_hi>: 1 register on signal <pad_hi>.
The following registers are absorbed into counter <R_val>: 1 register on signal <R_val>.
The following registers are absorbed into counter <font_scale>: 1 register on signal <font_scale>.
The following registers are absorbed into counter <color_timer>: 1 register on signal <color_timer>.
The following registers are absorbed into counter <x_ctr>: 1 register on signal <x_ctr>.
The following registers are absorbed into counter <y_ctr>: 1 register on signal <y_ctr>.
The following registers are absorbed into counter <bomb_address>: 1 register on signal <bomb_address>.
The following registers are absorbed into counter <bomb_bot>: 1 register on signal <bomb_bot>.
The following registers are absorbed into counter <bomb_top>: 1 register on signal <bomb_top>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
The following registers are absorbed into counter <bomb_two_bot>: 1 register on signal <bomb_two_bot>.
The following registers are absorbed into counter <bomb_three_bot>: 1 register on signal <bomb_three_bot>.
The following registers are absorbed into counter <bomb_four_bot>: 1 register on signal <bomb_four_bot>.
The following registers are absorbed into counter <bomb_five_bot>: 1 register on signal <bomb_five_bot>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <char_ctr> prevents it from being combined with the RAM <Mram__n1143> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char_ctr<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vga_display_bomb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 31x128-bit single-port distributed Read Only RAM      : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 5
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 11-bit subtractor                                     : 3
 12-bit adder                                          : 5
 128-bit adder                                         : 1
 128-bit subtractor                                    : 1
 13-bit adder                                          : 1
 32-bit subtractor                                     : 3
 4-bit adder                                           : 13
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 24
 10-bit up counter                                     : 3
 11-bit up counter                                     : 8
 11-bit updown counter                                 : 6
 19-bit up counter                                     : 1
 2-bit up counter                                      : 3
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 451
 Flip-Flops                                            : 451
# Comparators                                          : 116
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 30
 11-bit comparator lessequal                           : 51
 12-bit comparator lessequal                           : 5
 25-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 12
 4-bit comparator lessequal                            : 9
# Multiplexers                                         : 111
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 2-to-1 multiplexer                              : 48
 10-bit 2-to-1 multiplexer                             : 3
 128-bit 2-to-1 multiplexer                            : 12
 13-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sync_flag> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <vga_display_bomb>, Counter <count_tiny> <count> are equivalent, XST will keep only <count_tiny>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SVN_SCORE/FSM_0> on signal <digit[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1110  | 1110
 1101  | 1101
 1011  | 1011
 0111  | 0111
-------------------
WARNING:Xst:1710 - FF/Latch <char_out_40> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_48> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_56> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_64> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_72> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_80> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_88> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_96> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_104> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_105> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_106> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_107> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_108> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_109> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_110> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_111> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_112> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_113> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_114> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_115> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_116> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_117> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_118> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_119> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_120> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_121> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_122> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_123> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_124> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_125> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_126> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_127> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_0> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_1> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_2> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_3> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_4> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_5> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_6> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_7> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_8> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_9> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_10> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_11> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_12> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_13> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_14> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_15> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_32> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_31> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_30> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_29> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_28> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_27> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_26> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_25> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_24> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_23> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_22> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_21> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_20> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_19> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_18> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_17> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_out_16> (without init value) has a constant value of 0 in block <font_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <char_sel_5> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_7> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_8> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_9> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_10> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_11> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_12> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_13> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_14> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_15> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_16> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_17> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_18> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_19> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_20> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_21> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_22> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_23> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_24> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_25> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_26> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_27> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_28> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_29> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_30> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_31> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_32> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_33> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_34> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_35> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_36> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_37> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_38> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_39> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_40> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_41> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_42> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_43> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_44> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_45> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_46> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_47> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_48> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_49> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_50> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_51> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_52> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_53> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_54> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_55> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_56> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_57> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_58> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_59> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_60> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_61> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_62> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_63> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_64> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_65> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_66> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_67> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_68> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_69> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_70> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_71> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_72> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_73> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_74> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_75> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_76> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_77> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_78> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_79> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_80> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_81> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_82> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_83> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_84> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_85> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_86> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_87> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_88> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_89> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_90> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_91> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_92> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_93> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_94> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_95> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_96> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_97> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_98> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_99> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_100> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_101> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_102> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_103> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_104> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_105> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_106> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_107> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_108> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_109> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_110> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_111> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_112> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_113> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_114> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_115> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_116> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_117> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_118> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_119> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_120> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_121> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_122> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_123> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_124> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_125> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_126> of sequential type is unconnected in block <vga_display_bomb>.
WARNING:Xst:2677 - Node <tile_ctr_127> of sequential type is unconnected in block <vga_display_bomb>.
INFO:Xst:2261 - The FF/Latch <char_out_35> in Unit <font_rom> is equivalent to the following 2 FFs/Latches, which will be removed : <char_out_36> <char_out_37> 
INFO:Xst:2261 - The FF/Latch <char_out_42> in Unit <font_rom> is equivalent to the following FF/Latch, which will be removed : <char_out_49> 
INFO:Xst:2261 - The FF/Latch <char_out_44> in Unit <font_rom> is equivalent to the following FF/Latch, which will be removed : <char_out_83> 
INFO:Xst:2261 - The FF/Latch <char_out_46> in Unit <font_rom> is equivalent to the following FF/Latch, which will be removed : <char_out_94> 
INFO:Xst:2261 - The FF/Latch <char_out_62> in Unit <font_rom> is equivalent to the following FF/Latch, which will be removed : <char_out_63> 
INFO:Xst:2261 - The FF/Latch <char_out_77> in Unit <font_rom> is equivalent to the following FF/Latch, which will be removed : <char_out_85> 

Optimizing unit <vga_display_bomb> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <seven_segment> ...

Optimizing unit <font_rom> ...

Optimizing unit <score_2_dec> ...
WARNING:Xst:1293 - FF/Latch <bomb_bot_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_bot_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_two_bot_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_two_bot_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_three_bot_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_three_bot_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_four_bot_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_four_bot_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_five_bot_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bomb_five_bot_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <font_scale_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vc/vcounter_10> (without init value) has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <size_timer> in Unit <vga_display_bomb> is equivalent to the following FF/Latch, which will be removed : <R_val_0> 
INFO:Xst:2261 - The FF/Latch <b2_lo_0> in Unit <vga_display_bomb> is equivalent to the following FF/Latch, which will be removed : <hbb_lo_0> 
INFO:Xst:2261 - The FF/Latch <b2_lo_1> in Unit <vga_display_bomb> is equivalent to the following FF/Latch, which will be removed : <hbb_lo_1> 
INFO:Xst:3203 - The FF/Latch <bomb_four_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_four_hi_0> 
INFO:Xst:3203 - The FF/Latch <bomb_two_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_two_hi_0> 
INFO:Xst:3203 - The FF/Latch <b2_hi_1> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <hbb_hi_1> 
INFO:Xst:3203 - The FF/Latch <font_scale_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <R_val_1> 
INFO:Xst:3203 - The FF/Latch <bomb_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_hi_0> 
INFO:Xst:3203 - The FF/Latch <pad_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <pad_hi_0> 
INFO:Xst:3203 - The FF/Latch <b2_lo_0> in Unit <vga_display_bomb> is the opposite to the following 2 FFs/Latches, which will be removed : <b2_hi_0> <hbb_hi_0> 
INFO:Xst:3203 - The FF/Latch <b2_lo_2> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <hbb_lo_2> 
INFO:Xst:3203 - The FF/Latch <bomb_five_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_five_hi_0> 
INFO:Xst:3203 - The FF/Latch <bomb_three_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_three_hi_0> 
INFO:Xst:3203 - The FF/Latch <bomb_top_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <bomb_bot_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display_bomb, actual ratio is 14.
FlipFlop font_scale_0 has been replicated 3 time(s)
FlipFlop font_scale_1 has been replicated 3 time(s)
FlipFlop font_scale_2 has been replicated 3 time(s)
FlipFlop vc/hcounter_10 has been replicated 1 time(s)
FlipFlop vc/hcounter_3 has been replicated 3 time(s)
FlipFlop vc/hcounter_4 has been replicated 3 time(s)
FlipFlop vc/hcounter_5 has been replicated 3 time(s)
FlipFlop vc/hcounter_6 has been replicated 3 time(s)
FlipFlop vc/hcounter_7 has been replicated 3 time(s)
FlipFlop vc/hcounter_8 has been replicated 3 time(s)
FlipFlop vc/hcounter_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 476
 Flip-Flops                                            : 476

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display_bomb.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1877
#      GND                         : 10
#      INV                         : 37
#      LUT1                        : 137
#      LUT2                        : 135
#      LUT3                        : 67
#      LUT4                        : 370
#      LUT5                        : 175
#      LUT6                        : 307
#      MUXCY                       : 377
#      MUXF7                       : 16
#      VCC                         : 10
#      XORCY                       : 236
# FlipFlops/Latches                : 482
#      FD                          : 187
#      FDE                         : 184
#      FDR                         : 43
#      FDRE                        : 65
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 15
#      RAMB16BWER                  : 9
#      RAMB8BWER                   : 6
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 5
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             482  out of  18224     2%  
 Number of Slice LUTs:                 1228  out of   9112    13%  
    Number used as Logic:              1228  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1324
   Number with an unused Flip Flop:     842  out of   1324    63%  
   Number with an unused LUT:            96  out of   1324     7%  
   Number of fully used LUT-FF pairs:   386  out of   1324    29%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of     32    37%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                         | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                         | 109   |
clk_25MHz                          | BUFG                                                                                                                          | 150   |
clk_slow                           | BUFG                                                                                                                          | 230   |
SVN_SCORE/slow_clk                 | NONE(SVN_SCORE/digit_FSM_FFd4)                                                                                                | 8     |
bomb/N1                            | NONE(bomb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
bomb2/N1                           | NONE(bomb2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 1     |
bomb3/N1                           | NONE(bomb3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 1     |
bomb4/N1                           | NONE(bomb4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 1     |
bomb5/N1                           | NONE(bomb5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 1     |
hbb/N1                             | NONE(hbb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram) | 3     |
hbnb/N1                            | NONE(hbnb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 3     |
sb/N1                              | NONE(sb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)  | 3     |
pad/N1                             | NONE(pad/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)  | 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.353ns (Maximum Frequency: 136.000MHz)
   Minimum input arrival time before clock: 5.281ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.027ns (frequency: 493.279MHz)
  Total number of paths / destination ports: 248 / 32
-------------------------------------------------------------------------
Delay:               2.027ns (Levels of Logic = 19)
  Source:            count_tiny_1 (FF)
  Destination:       count_tiny_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_tiny_1 to count_tiny_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  count_tiny_1 (count_tiny_1)
     LUT1:I0->O            1   0.205   0.000  Mcount_count_tiny_cy<1>_rt (Mcount_count_tiny_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_count_tiny_cy<1> (Mcount_count_tiny_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<2> (Mcount_count_tiny_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<3> (Mcount_count_tiny_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<4> (Mcount_count_tiny_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<5> (Mcount_count_tiny_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<6> (Mcount_count_tiny_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<7> (Mcount_count_tiny_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<8> (Mcount_count_tiny_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<9> (Mcount_count_tiny_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<10> (Mcount_count_tiny_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<11> (Mcount_count_tiny_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<12> (Mcount_count_tiny_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<13> (Mcount_count_tiny_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<14> (Mcount_count_tiny_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<15> (Mcount_count_tiny_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<16> (Mcount_count_tiny_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_count_tiny_cy<17> (Mcount_count_tiny_cy<17>)
     XORCY:CI->O           1   0.180   0.000  Mcount_count_tiny_xor<18> (Result<18>)
     FD:D                      0.102          count_tiny_18
    ----------------------------------------
    Total                      2.027ns (1.410ns logic, 0.617ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25MHz'
  Clock period: 7.353ns (frequency: 136.000MHz)
  Total number of paths / destination ports: 42118 / 294
-------------------------------------------------------------------------
Delay:               7.353ns (Levels of Logic = 5)
  Source:            vc/hcounter_1 (FF)
  Destination:       row_ctr_1 (FF)
  Source Clock:      clk_25MHz rising
  Destination Clock: clk_25MHz rising

  Data Path: vc/hcounter_1 to row_ctr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.132  vc/hcounter_1 (vc/hcounter_1)
     LUT6:I4->O            1   0.203   0.580  hcount[10]_GND_1_o_LessThan_57_o1_SW1 (N261)
     LUT6:I5->O           16   0.205   1.005  hcount[10]_GND_1_o_LessThan_57_o1 (hcount[10]_GND_1_o_LessThan_57_o)
     LUT6:I5->O           15   0.205   0.982  background_bottom3 (background_bottom)
     LUT6:I5->O           19   0.205   1.072  Mmux_tile_ctr[127]_tile_ctr[127]_mux_594_OUT1022 (Mmux_tile_ctr[127]_tile_ctr[127]_mux_594_OUT1022)
     LUT6:I5->O            4   0.205   0.683  _n12041 (_n1204)
     FDR:R                     0.430          char_ctr_2
    ----------------------------------------
    Total                      7.353ns (1.900ns logic, 5.453ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow'
  Clock period: 6.692ns (frequency: 149.439MHz)
  Total number of paths / destination ports: 84083 / 396
-------------------------------------------------------------------------
Delay:               6.692ns (Levels of Logic = 7)
  Source:            bomb_lo_4 (FF)
  Destination:       bomb_lo_0 (FF)
  Source Clock:      clk_slow rising
  Destination Clock: clk_slow rising

  Data Path: bomb_lo_4 to bomb_lo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  bomb_lo_4 (bomb_lo_4)
     LUT5:I0->O            6   0.203   0.745  Madd_n0935_xor<5>111 (Madd_n0935_xor<5>11)
     LUT3:I2->O            2   0.205   0.845  Madd_n0935_xor<6>11 (n0935<6>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_GND_1_o_BUS_0018_LessThan_232_o_lut<3> (Mcompar_GND_1_o_BUS_0018_LessThan_232_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_BUS_0018_LessThan_232_o_cy<3> (Mcompar_GND_1_o_BUS_0018_LessThan_232_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0018_LessThan_232_o_cy<4> (Mcompar_GND_1_o_BUS_0018_LessThan_232_o_cy<4>)
     MUXCY:CI->O           3   0.019   0.755  Mcompar_GND_1_o_BUS_0018_LessThan_232_o_cy<5> (GND_1_o_BUS_0018_LessThan_232_o)
     LUT6:I4->O           40   0.203   1.405  _n12252 (_n1225)
     FDE:CE                    0.322          bomb_lo_0
    ----------------------------------------
    Total                      6.692ns (1.795ns logic, 4.897ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SVN_SCORE/slow_clk'
  Clock period: 2.940ns (frequency: 340.148MHz)
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Delay:               2.940ns (Levels of Logic = 2)
  Source:            SVN_SCORE/digit_FSM_FFd4 (FF)
  Destination:       SVN_SCORE/four_bits_in_1 (FF)
  Source Clock:      SVN_SCORE/slow_clk rising
  Destination Clock: SVN_SCORE/slow_clk rising

  Data Path: SVN_SCORE/digit_FSM_FFd4 to SVN_SCORE/four_bits_in_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  SVN_SCORE/digit_FSM_FFd4 (SVN_SCORE/digit_FSM_FFd4)
     LUT4:I1->O            2   0.205   0.981  SVN_SCORE/_n00311 (SVN_SCORE/_n0031)
     LUT6:I0->O            1   0.203   0.000  SVN_SCORE/digit[3]_data_in[7]_select_10_OUT<8>1 (SVN_SCORE/digit[3]_data_in[7]_select_10_OUT<0>)
     FD:D                      0.102          SVN_SCORE/four_bits_in_0
    ----------------------------------------
    Total                      2.940ns (0.957ns logic, 1.983ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25MHz'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.404ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pad_address_7 (FF)
  Destination Clock: clk_25MHz rising

  Data Path: rst to pad_address_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.855  rst_IBUF (rst_IBUF)
     LUT6:I0->O            8   0.203   0.802  _n1794_inv1 (_n1794_inv)
     FDRE:CE                   0.322          pad_address_7
    ----------------------------------------
    Total                      4.404ns (1.747ns logic, 2.657ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow'
  Total number of paths / destination ports: 562 / 118
-------------------------------------------------------------------------
Offset:              5.281ns (Levels of Logic = 15)
  Source:            move (PAD)
  Destination:       b2_lo_10 (FF)
  Destination Clock: clk_slow rising

  Data Path: move to b2_lo_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  move_IBUF (move_IBUF)
     LUT4:I3->O            1   0.205   0.684  hbb_hi[10]_move_AND_231_o_inv_SW0 (N10)
     LUT6:I4->O           48   0.203   1.520  hbb_hi[10]_move_AND_231_o_inv (hbb_hi[10]_move_AND_231_o_inv)
     LUT2:I1->O            1   0.205   0.000  Mcount_hbb_lo_lut<0> (Mcount_hbb_lo_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_hbb_lo_cy<0> (Mcount_hbb_lo_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<1> (Mcount_hbb_lo_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<2> (Mcount_hbb_lo_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<3> (Mcount_hbb_lo_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<4> (Mcount_hbb_lo_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<5> (Mcount_hbb_lo_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<6> (Mcount_hbb_lo_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<7> (Mcount_hbb_lo_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_hbb_lo_cy<8> (Mcount_hbb_lo_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_hbb_lo_cy<9> (Mcount_hbb_lo_cy<9>)
     XORCY:CI->O           1   0.180   0.000  Mcount_hbb_lo_xor<10> (Result<10>1)
     FDE:D                     0.102          hbb_lo_10
    ----------------------------------------
    Total                      5.281ns (2.460ns logic, 2.821ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25MHz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk_25MHz rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SVN_SCORE/slow_clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            SVN_SCORE/four_bits_in_0 (FF)
  Destination:       seven<6> (PAD)
  Source Clock:      SVN_SCORE/slow_clk rising

  Data Path: SVN_SCORE/four_bits_in_0 to seven<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  SVN_SCORE/four_bits_in_0 (SVN_SCORE/four_bits_in_0)
     LUT4:I0->O            1   0.203   0.579  SVN_SCORE/SEVEN/Mram_data_out41 (seven_4_OBUF)
     OBUF:I->O                 2.571          seven_4_OBUF (seven<4>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SVN_SCORE/slow_clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
SVN_SCORE/slow_clk|    2.940|         |         |         |
clk_slow          |    2.074|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.027|         |         |         |
clk_25MHz      |    2.703|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.398|         |         |         |
clk_25MHz      |    7.353|         |         |         |
clk_slow       |   12.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_slow       |    6.692|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.19 secs
 
--> 

Total memory usage is 273060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  305 (   0 filtered)
Number of infos    :   31 (   0 filtered)

