Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  7 21:57:34 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/pool/pool_sv/design.rpt
| Design       : pool
| Device       : xc7vx690t
-------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------+
|      Characteristics      |     Path #1     |
+---------------------------+-----------------+
| Requirement               |          10.000 |
| Path Delay                |           2.534 |
| Logic Delay               | 2.099(83%)      |
| Net Delay                 | 0.434(17%)      |
| Clock Skew                |          -1.657 |
| Slack                     |           2.774 |
| Clock Relationship        | Safely Timed    |
| Logic Levels              |               1 |
| Routes                    |               0 |
| Logical Path              | FDCE OBUF       |
| Start Point Clock         | clk             |
| End Point Clock           | clk             |
| DSP Block                 | None            |
| BRAM                      | None            |
| IO Crossings              |               0 |
| Config Crossings          |               0 |
| SLR Crossings             |               0 |
| PBlocks                   |               0 |
| High Fanout               |               1 |
| Dont Touch                |               0 |
| Mark Debug                |               0 |
| Start Point Pin Primitive | FDCE/C          |
| End Point Pin Primitive   | pool_out[0]     |
| Start Point Pin           | level6_reg[6]/C |
| End Point Pin             | pool_out[0]     |
+---------------------------+-----------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+---+----+---+
| End Point Clock | Requirement |  1 |  2  | 3 |  5 | 6 |
+-----------------+-------------+----+-----+---+----+---+
| clk             | 10.000ns    | 10 | 966 | 4 | 12 | 8 |
+-----------------+-------------+----+-----+---+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


