// Seed: 1122292519
module module_0 (
    output wand id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wire id_9
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_3 = 32'd16
) (
    output wor   id_0,
    input  uwire _id_1,
    input  uwire id_2,
    input  tri1  _id_3,
    output wire  id_4,
    input  wire  id_5
);
  assign id_0 = id_4++;
  tri0 id_7;
  assign id_7 = id_2 < -1;
  logic [id_1 : id_3] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_5,
      id_2,
      id_2,
      id_4,
      id_4,
      id_0,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
