#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May  6 20:07:53 2024
# Process ID: 6500
# Current directory: F:/A/2024/plan0427/Bulid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9712 F:\A\2024\plan0427\Bulid\Top.xpr
# Log file: F:/A/2024/plan0427/Bulid/vivado.log
# Journal file: F:/A/2024/plan0427/Bulid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/A/2024/plan0427/Bulid/Top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 746.949 ; gain = 142.484
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name queue_fifo -dir F:/A/2024/plan0427/Ip
set_property -dict [list CONFIG.Component_Name {queue_fifo} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {16} CONFIG.Dout_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips queue_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'queue_fifo' to 'queue_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'queue_fifo'...
generate_target all [get_files  f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'queue_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'queue_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'queue_fifo'...
catch { config_ip_cache -export [get_ips -all queue_fifo] }
export_ip_user_files -of_objects [get_files f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci]
launch_runs -jobs 4 queue_fifo_synth_1
[Mon May  6 20:13:50 2024] Launched queue_fifo_synth_1...
Run output will be captured here: F:/A/2024/plan0427/Bulid/Top.runs/queue_fifo_synth_1/runme.log
export_simulation -of_objects [get_files f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci] -directory F:/A/2024/plan0427/Bulid/Top.ip_user_files/sim_scripts -ip_user_files_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files -ipstatic_source_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/modelsim} {questa=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/questa} {riviera=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/riviera} {activehdl=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [F:/A/2024/plan0427/Src/Top.v:78]
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [F:/A/2024/plan0427/Src/Top.v:96]
INFO: [VRFC 10-2458] undeclared symbol port0_queue_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol port0_rd_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol port0_idle, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:167]
ERROR: [VRFC 10-3642] port 'port_wr_sop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:30]
ERROR: [VRFC 10-3642] port 'port_wr_eop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:31]
ERROR: [VRFC 10-3642] port 'port_wr_vld' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:32]
ERROR: [VRFC 10-3642] port 'port_wr_data' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:33]
ERROR: [VRFC 10-3642] port 'port_rd_sop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:34]
ERROR: [VRFC 10-3642] port 'port_rd_eop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:35]
ERROR: [VRFC 10-3642] port 'port_rd_vld' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:36]
ERROR: [VRFC 10-3642] port 'port_rd_data' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:37]
ERROR: [VRFC 10-3642] port 'port_ready' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:38]
ERROR: [VRFC 10-3642] port 'port_full' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:39]
ERROR: [VRFC 10-2989] 'port15_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:73]
ERROR: [VRFC 10-2989] 'port7_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:74]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 841.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 841.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [F:/A/2024/plan0427/Src/Top.v:78]
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [F:/A/2024/plan0427/Src/Top.v:96]
INFO: [VRFC 10-2458] undeclared symbol port0_queue_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol port0_rd_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol port0_idle, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:167]
ERROR: [VRFC 10-3642] port 'port_wr_sop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:30]
ERROR: [VRFC 10-3642] port 'port_wr_eop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:31]
ERROR: [VRFC 10-3642] port 'port_wr_vld' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:32]
ERROR: [VRFC 10-3642] port 'port_wr_data' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:33]
ERROR: [VRFC 10-3642] port 'port_rd_sop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:34]
ERROR: [VRFC 10-3642] port 'port_rd_eop' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:35]
ERROR: [VRFC 10-3642] port 'port_rd_vld' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:36]
ERROR: [VRFC 10-3642] port 'port_rd_data' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:37]
ERROR: [VRFC 10-3642] port 'port_ready' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:38]
ERROR: [VRFC 10-3642] port 'port_full' must not be declared to be an array [F:/A/2024/plan0427/Src/Top.v:39]
ERROR: [VRFC 10-2989] 'port15_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:73]
ERROR: [VRFC 10-2989] 'port7_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:74]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open F:/A/2024/plan0427/Src/addr_re.v w ]
add_files F:/A/2024/plan0427/Src/addr_re.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/A/2024/plan0427/Sim/tb_addr_re.v w ]
add_files -fileset sim_1 F:/A/2024/plan0427/Sim/tb_addr_re.v
update_compile_order -fileset sim_1
set_property top tb_addr_re [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_addr_re' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_addr_re_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_addr_re
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_addr_re_behav xil_defaultlib.tb_addr_re xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.tb_addr_re
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_addr_re_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_addr_re_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 12 15:05:48 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 868.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_addr_re_behav -key {Behavioral:sim_1:Functional:tb_addr_re} -tclbatch {tb_addr_re.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_addr_re.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 882.219 ; gain = 14.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_addr_re_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 882.219 ; gain = 14.102
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 979.402 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_addr_re' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_addr_re_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_addr_re
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_addr_re_behav xil_defaultlib.tb_addr_re xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.tb_addr_re
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_addr_re_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 979.402 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_addr_re' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_addr_re_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_addr_re
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_addr_re_behav xil_defaultlib.tb_addr_re xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.tb_addr_re
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_addr_re_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 979.402 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_addr_re' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_addr_re_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_addr_re
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_addr_re_behav xil_defaultlib.tb_addr_re xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.tb_addr_re
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_addr_re_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_addr_re' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_addr_re_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_addr_re
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_addr_re_behav xil_defaultlib.tb_addr_re xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.tb_addr_re
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_addr_re_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
set_property top tb_Top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol port1_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:202]
INFO: [VRFC 10-2458] undeclared symbol port2_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:203]
INFO: [VRFC 10-2458] undeclared symbol port3_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:204]
INFO: [VRFC 10-2458] undeclared symbol port4_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol port5_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:206]
INFO: [VRFC 10-2458] undeclared symbol port6_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol port7_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:208]
INFO: [VRFC 10-2458] undeclared symbol port8_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol port9_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:210]
INFO: [VRFC 10-2458] undeclared symbol port10_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:211]
INFO: [VRFC 10-2458] undeclared symbol port11_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:212]
INFO: [VRFC 10-2458] undeclared symbol port12_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:213]
INFO: [VRFC 10-2458] undeclared symbol port13_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:214]
INFO: [VRFC 10-2458] undeclared symbol port14_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:215]
INFO: [VRFC 10-2458] undeclared symbol port15_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:216]
INFO: [VRFC 10-2458] undeclared symbol port1_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:218]
INFO: [VRFC 10-2458] undeclared symbol port2_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:219]
INFO: [VRFC 10-2458] undeclared symbol port3_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:220]
INFO: [VRFC 10-2458] undeclared symbol port4_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:221]
INFO: [VRFC 10-2458] undeclared symbol port5_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:222]
INFO: [VRFC 10-2458] undeclared symbol port6_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:223]
INFO: [VRFC 10-2458] undeclared symbol port7_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:224]
INFO: [VRFC 10-2458] undeclared symbol port8_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:225]
INFO: [VRFC 10-2458] undeclared symbol port9_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:226]
INFO: [VRFC 10-2458] undeclared symbol port10_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:227]
INFO: [VRFC 10-2458] undeclared symbol port11_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:228]
INFO: [VRFC 10-2458] undeclared symbol port12_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:229]
INFO: [VRFC 10-2458] undeclared symbol port13_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:230]
INFO: [VRFC 10-2458] undeclared symbol port14_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:231]
INFO: [VRFC 10-2458] undeclared symbol port15_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:232]
INFO: [VRFC 10-2458] undeclared symbol port0_queue_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:233]
INFO: [VRFC 10-2458] undeclared symbol port0_rd_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:234]
INFO: [VRFC 10-2458] undeclared symbol port0_idle, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:235]
ERROR: [VRFC 10-2989] 'port15_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:140]
ERROR: [VRFC 10-2989] 'port7_idle' is not declared [F:/A/2024/plan0427/Src/Top.v:141]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1068.547 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:181]
INFO: [VRFC 10-2458] undeclared symbol port1_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:221]
INFO: [VRFC 10-2458] undeclared symbol port2_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:222]
INFO: [VRFC 10-2458] undeclared symbol port3_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:223]
INFO: [VRFC 10-2458] undeclared symbol port4_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:224]
INFO: [VRFC 10-2458] undeclared symbol port5_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:225]
INFO: [VRFC 10-2458] undeclared symbol port6_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:226]
INFO: [VRFC 10-2458] undeclared symbol port7_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:227]
INFO: [VRFC 10-2458] undeclared symbol port8_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:228]
INFO: [VRFC 10-2458] undeclared symbol port9_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:229]
INFO: [VRFC 10-2458] undeclared symbol port10_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:230]
INFO: [VRFC 10-2458] undeclared symbol port11_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:231]
INFO: [VRFC 10-2458] undeclared symbol port12_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:232]
INFO: [VRFC 10-2458] undeclared symbol port13_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:233]
INFO: [VRFC 10-2458] undeclared symbol port14_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:234]
INFO: [VRFC 10-2458] undeclared symbol port15_rd0_que_info_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:235]
INFO: [VRFC 10-2458] undeclared symbol port1_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:237]
INFO: [VRFC 10-2458] undeclared symbol port2_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:238]
INFO: [VRFC 10-2458] undeclared symbol port3_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:239]
INFO: [VRFC 10-2458] undeclared symbol port4_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol port5_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:241]
INFO: [VRFC 10-2458] undeclared symbol port6_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:242]
INFO: [VRFC 10-2458] undeclared symbol port7_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:243]
INFO: [VRFC 10-2458] undeclared symbol port8_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:244]
INFO: [VRFC 10-2458] undeclared symbol port9_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:245]
INFO: [VRFC 10-2458] undeclared symbol port10_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:246]
INFO: [VRFC 10-2458] undeclared symbol port11_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:247]
INFO: [VRFC 10-2458] undeclared symbol port12_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:248]
INFO: [VRFC 10-2458] undeclared symbol port13_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:249]
INFO: [VRFC 10-2458] undeclared symbol port14_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:250]
INFO: [VRFC 10-2458] undeclared symbol port15_que_info, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:251]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
ERROR: [VRFC 10-2989] 'ram_addr_flag_shift' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:465]
ERROR: [VRFC 10-2989] 'addr_cnt' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:472]
ERROR: [VRFC 10-2989] 's4_cnt' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:475]
ERROR: [VRFC 10-2865] module 'addr_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/addr_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.547 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-3248] data object 'port0_rd_info' is already declared [F:/A/2024/plan0427/Src/Top.v:240]
ERROR: [VRFC 10-3703] second declaration of 'port0_rd_info' ignored [F:/A/2024/plan0427/Src/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
ERROR: [VRFC 10-2989] 'ram_addr_flag_shift' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:465]
ERROR: [VRFC 10-2989] 'addr_cnt' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:472]
ERROR: [VRFC 10-2989] 's4_cnt' is not declared [F:/A/2024/plan0427/Src/addr_gen.v:475]
ERROR: [VRFC 10-2865] module 'addr_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/addr_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
ERROR: [VRFC 10-2989] 'req_done' is not declared [F:/A/2024/plan0427/Src/queue_gen.v:368]
ERROR: [VRFC 10-2989] 'addr_done' is not declared [F:/A/2024/plan0427/Src/queue_gen.v:375]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:408]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:417]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:419]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:421]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:609]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:611]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:613]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:619]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:621]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:623]
ERROR: [VRFC 10-2865] module 'queue_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/queue_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:612]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:614]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_idle is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:616]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:622]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:624]
ERROR: [VRFC 10-1280] procedural assignment to a non-register queue_full is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/queue_gen.v:626]
ERROR: [VRFC 10-2865] module 'queue_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/queue_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 12 17:03:22 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1068.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:635]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:636]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:636]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'queue_info' [F:/A/2024/plan0427/Src/Top.v:636]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:310]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
ERROR: [VRFC 10-3594] non-net port 'data_ren_done' cannot be of mode input [F:/A/2024/plan0427/Src/queue_gen.v:66]
ERROR: [VRFC 10-2865] module 'queue_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/queue_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
ERROR: [VRFC 10-3594] non-net port 'data_ren_done' cannot be of mode input [F:/A/2024/plan0427/Src/queue_gen.v:66]
ERROR: [VRFC 10-2865] module 'queue_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/queue_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
ERROR: [VRFC 10-2989] 'req_done' is not declared [F:/A/2024/plan0427/Src/queue_gen.v:374]
ERROR: [VRFC 10-2989] 'addr_done' is not declared [F:/A/2024/plan0427/Src/queue_gen.v:381]
ERROR: [VRFC 10-2865] module 'queue_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/queue_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:147]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:148]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:180]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:202]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:236]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:247]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:257]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:301]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full' [F:/A/2024/plan0427/Src/queue_gen.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'empty' [F:/A/2024/plan0427/Src/queue_gen.v:313]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:716]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:716]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.547 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:716]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips queue_fifo]
generate_target all [get_files  f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'queue_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'queue_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'queue_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'queue_fifo'...
catch { config_ip_cache -export [get_ips -all queue_fifo] }
export_ip_user_files -of_objects [get_files f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci] -no_script -sync -force -quiet
reset_run queue_fifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/A/2024/plan0427/Bulid/Top.runs/queue_fifo_synth_1

launch_runs -jobs 4 queue_fifo_synth_1
[Sun May 12 21:52:56 2024] Launched queue_fifo_synth_1...
Run output will be captured here: F:/A/2024/plan0427/Bulid/Top.runs/queue_fifo_synth_1/runme.log
export_simulation -of_objects [get_files f:/A/2024/plan0427/Ip/queue_fifo/queue_fifo.xci] -directory F:/A/2024/plan0427/Bulid/Top.ip_user_files/sim_scripts -ip_user_files_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files -ipstatic_source_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/modelsim} {questa=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/questa} {riviera=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/riviera} {activehdl=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:544]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:716]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:601]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:676]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:716]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1068.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:606]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [F:/A/2024/plan0427/Src/Top.v:645]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:606]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [F:/A/2024/plan0427/Src/Top.v:645]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [F:/A/2024/plan0427/Src/Top.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:606]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:728]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:606]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:728]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.547 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:610]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:685]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:732]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.547 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1068.547 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:610]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.758 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:685]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:732]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.758 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.758 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/A/2024/plan0427/Src/wr_sram.v w ]
add_files F:/A/2024/plan0427/Src/wr_sram.v
update_compile_order -fileset sources_1
close [ open F:/A/2024/plan0427/Src/rd_sram.v w ]
add_files F:/A/2024/plan0427/Src/rd_sram.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/A/2024/plan0427/Sim/tb_wr_sram.v w ]
add_files -fileset sim_1 F:/A/2024/plan0427/Sim/tb_wr_sram.v
update_compile_order -fileset sim_1
set_property top tb_wr_sram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_wr_sram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 14 20:36:56 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wr_sram_behav -key {Behavioral:sim_1:Functional:tb_wr_sram} -tclbatch {tb_wr_sram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_wr_sram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wr_sram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1104.137 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.137 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2934] 'FSM_RE_DONE' is already declared [F:/A/2024/plan0427/Src/wr_sram.v:111]
ERROR: [VRFC 10-2989] 're_done' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_addr is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_addr is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:143]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_addr is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:145]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_addr is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_cs is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:156]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_oe is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:157]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_we is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:158]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_cs is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:162]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_oe is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:163]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_we is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:164]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sram0_cs is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:168]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2934] 'FSM_RE_DONE' is already declared [F:/A/2024/plan0427/Src/wr_sram.v:111]
ERROR: [VRFC 10-2989] 're_done' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_cnt is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:135]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2934] 'FSM_RE_DONE' is already declared [F:/A/2024/plan0427/Src/wr_sram.v:111]
ERROR: [VRFC 10-2989] 're_done' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wr_fifo_ren is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:135]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2934] 'FSM_RE_DONE' is already declared [F:/A/2024/plan0427/Src/wr_sram.v:111]
ERROR: [VRFC 10-2989] 're_done' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:101]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2934] 'FSM_RE_DONE' is already declared [F:/A/2024/plan0427/Src/wr_sram.v:112]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.031 ; gain = 0.895
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.203 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.242 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.242 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.449 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wr_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wr_sram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wr_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_wr_sram_behav xil_defaultlib.tb_wr_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.tb_wr_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wr_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.629 ; gain = 0.043
run 20 us
run 20 us
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips wr_fifo]
generate_target all [get_files  F:/A/2024/plan0427/Ip/wr_fifo/wr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_fifo'...
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files F:/A/2024/plan0427/Ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
reset_run wr_fifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/A/2024/plan0427/Bulid/Top.runs/wr_fifo_synth_1

launch_runs -jobs 4 wr_fifo_synth_1
[Tue May 14 20:58:08 2024] Launched wr_fifo_synth_1...
Run output will be captured here: F:/A/2024/plan0427/Bulid/Top.runs/wr_fifo_synth_1/runme.log
export_simulation -of_objects [get_files F:/A/2024/plan0427/Ip/wr_fifo/wr_fifo.xci] -directory F:/A/2024/plan0427/Bulid/Top.ip_user_files/sim_scripts -ip_user_files_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files -ipstatic_source_dir F:/A/2024/plan0427/Bulid/Top.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/modelsim} {questa=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/questa} {riviera=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/riviera} {activehdl=F:/A/2024/plan0427/Bulid/Top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.391 ; gain = 0.000
set_property top tb_Top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:720]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:726]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:727]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:728]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:729]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:734]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:740]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:741]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:742]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:743]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:748]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:754]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:755]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:756]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:757]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:762]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:768]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:769]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:770]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:771]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:776]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:782]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:783]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:784]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:785]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:790]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:796]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:797]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:798]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:799]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:804]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:810]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:811]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:812]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:813]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:818]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:824]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:825]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:826]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:827]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:832]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:838]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:839]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:840]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:841]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:846]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:852]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:853]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:854]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:855]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:860]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:866]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:867]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:868]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:869]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:874]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:880]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:881]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:882]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:883]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:888]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:895]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:896]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:897]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:902]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:909]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:910]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:911]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:916]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:923]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:924]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:925]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:930]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1582]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1583]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1584]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1585]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1626]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1627]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1628]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1629]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1670]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1671]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1672]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1673]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1714]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1715]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1716]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1717]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1758]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1760]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1761]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1802]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1803]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1804]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1805]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2989] 'rd_addr_cs' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:298]
ERROR: [VRFC 10-2989] 'rd_addr_oe' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:299]
ERROR: [VRFC 10-2989] 'rd_addr_we' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:300]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1189.391 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
