library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity and1 is
  Port (a : in std_logic;
        b : in std_logic;
        opt : in std_logic;
        output: out std_logic );
end and1;

architecture Behavioral of and1 is
begin
 process(opt,a,b)
  begin
   if(opt='1') then 
     output <= (b and (not a));
   else
     output <= a and b;
   end if;
  end process;
end Behavioral;
