{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694487147722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694487147724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 20:52:27 2023 " "Processing started: Mon Sep 11 20:52:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694487147724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694487147724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694487147724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694487148850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694487148850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion.sv 5 5 " "Found 5 design units, including 5 entities, in source file conexion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170179 ""} { "Info" "ISGN_ENTITY_NAME" "2 XorGate2 " "Found entity 2: XorGate2" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170179 ""} { "Info" "ISGN_ENTITY_NAME" "3 suma " "Found entity 3: suma" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170179 ""} { "Info" "ISGN_ENTITY_NAME" "4 Conexion " "Found entity 4: Conexion" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170179 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_left_with_truncate " "Found entity 5: shift_left_with_truncate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_tb " "Found entity 1: conexion_tb" {  } { { "conexion_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/conexion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170182 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694487170186 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 10 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694487170186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier.sv 4 4 " "Found 4 design units, including 4 entities, in source file nbitmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PartialAdder " "Found entity 1: PartialAdder" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170186 ""} { "Info" "ISGN_ENTITY_NAME" "2 NbitMultiplier " "Found entity 2: NbitMultiplier" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitmultiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMultiplier_tb " "Found entity 1: NbitMultiplier_tb" {  } { { "NbitMultiplier_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_left_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_right_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalUnit " "Found entity 1: LogicalUnit" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorGate " "Found entity 1: XorGate" {  } { { "XorGate.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/XorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694487170215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694487170215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slV LogicalUnit.sv(40) " "Verilog HDL Implicit Net warning at LogicalUnit.sv(40): created implicit net for \"slV\"" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694487170215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "srV LogicalUnit.sv(52) " "Verilog HDL Implicit Net warning at LogicalUnit.sv(52): created implicit net for \"srV\"" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694487170215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694487170296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:arith_unit " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:arith_unit\"" {  } { { "ALU.sv" "arith_unit" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMultiplier ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance " "Elaborating entity \"NbitMultiplier\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\"" {  } { { "ArithmeticUnit.sv" "NbitMultiplierInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NbitMultiplier.sv(94) " "Verilog HDL assignment warning at NbitMultiplier.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694487170307 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance " "Elaborating entity \"suma\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\"" {  } { { "NbitMultiplier.sv" "generate_partial_sums\[0\].sum_instance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out Conexion.sv(115) " "Verilog HDL or VHDL warning at Conexion.sv(115): object \"carry_out\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694487170313 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_in Conexion.sv(116) " "Verilog HDL or VHDL warning at Conexion.sv(116): object \"carry_in\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694487170313 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(143) " "Verilog HDL assignment warning at Conexion.sv(143): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694487170313 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(146) " "Verilog HDL assignment warning at Conexion.sv(146): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694487170313 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(152) " "Verilog HDL assignment warning at Conexion.sv(152): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694487170314 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|AndGate:generate_gates\[0\].and_gates " "Elaborating entity \"AndGate\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|AndGate:generate_gates\[0\].and_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].and_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate2 ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|XorGate2:generate_gates\[0\].xor_gates " "Elaborating entity \"XorGate2\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|XorGate2:generate_gates\[0\].xor_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].xor_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalUnit LogicalUnit:logic_unit " "Elaborating entity \"LogicalUnit\" for hierarchy \"LogicalUnit:logic_unit\"" {  } { { "ALU.sv" "logic_unit" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate LogicalUnit:logic_unit\|XorGate:XorGateInstance\[0\] " "Elaborating entity \"XorGate\" for hierarchy \"LogicalUnit:logic_unit\|XorGate:XorGateInstance\[0\]\"" {  } { { "LogicalUnit.sv" "XorGateInstance\[0\]" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left LogicalUnit:logic_unit\|shift_left:shift_leftInstance " "Elaborating entity \"shift_left\" for hierarchy \"LogicalUnit:logic_unit\|shift_left:shift_leftInstance\"" {  } { { "LogicalUnit.sv" "shift_leftInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right LogicalUnit:logic_unit\|shift_right:shift_rightInstance " "Elaborating entity \"shift_right\" for hierarchy \"LogicalUnit:logic_unit\|shift_right:shift_rightInstance\"" {  } { { "LogicalUnit.sv" "shift_rightInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694487170611 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694487170875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694487170953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 20:52:50 2023 " "Processing ended: Mon Sep 11 20:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694487170953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694487170953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694487170953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694487170953 ""}
