// Seed: 1286846577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_1 = 1 ? id_8 : 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1
    , id_6,
    output logic id_2,
    output tri id_3,
    output tri id_4
);
  always @(posedge 1) begin : LABEL_0
    id_2 <= id_0;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
