

================================================================
== Vitis HLS Report for 'FIR_filter_transposed'
================================================================
* Date:           Sun Nov 16 16:26:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:80]   --->   Operation 2 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_17" [FIR_HLS.cpp:80]   --->   Operation 3 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_16" [FIR_HLS.cpp:80]   --->   Operation 4 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_15" [FIR_HLS.cpp:80]   --->   Operation 5 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_14" [FIR_HLS.cpp:80]   --->   Operation 6 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:80]   --->   Operation 7 'read' 'FIR_coe_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_27" [FIR_HLS.cpp:80]   --->   Operation 8 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_26" [FIR_HLS.cpp:80]   --->   Operation 9 'read' 'FIR_delays_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_25" [FIR_HLS.cpp:80]   --->   Operation 10 'read' 'FIR_delays_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:80]   --->   Operation 11 'read' 'FIR_delays_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [FIR_HLS.cpp:80]   --->   Operation 12 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 13 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i10 %FIR_coe_read_9" [FIR_HLS.cpp:84]   --->   Operation 14 'sext' 'sext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.38ns)   --->   "%mul_ln84 = mul i25 %sext_ln84_5, i25 %sext_ln84" [FIR_HLS.cpp:84]   --->   Operation 15 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %mul_ln84, i1 0" [FIR_HLS.cpp:84]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i26 %shl_ln" [FIR_HLS.cpp:84]   --->   Operation 17 'sext' 'sext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln84 = add i32 %sext_ln84_6, i32 %FIR_delays_read_21" [FIR_HLS.cpp:84]   --->   Operation 18 'add' 'add_ln84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31" [FIR_HLS.cpp:84]   --->   Operation 19 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 20 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 21 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 22 'sext' 'sext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:87]   --->   Operation 23 'sext' 'sext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.38ns)   --->   "%mul_ln87_3 = mul i29 %sext_ln87_4, i29 %sext_ln87_5" [FIR_HLS.cpp:87]   --->   Operation 24 'mul' 'mul_ln87_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %mul_ln87_3, i1 0" [FIR_HLS.cpp:87]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i30 %tmp" [FIR_HLS.cpp:87]   --->   Operation 26 'sext' 'sext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %sext_ln87_6, i32 %FIR_delays_read_20" [FIR_HLS.cpp:87]   --->   Operation 27 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:87]   --->   Operation 28 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.38ns)   --->   "%mul_ln87 = mul i30 %sext_ln87_3, i30 %zext_ln87" [FIR_HLS.cpp:87]   --->   Operation 29 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %mul_ln87, i1 0" [FIR_HLS.cpp:87]   --->   Operation 30 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i31 %tmp_4" [FIR_HLS.cpp:87]   --->   Operation 31 'sext' 'sext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln87_8 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:87]   --->   Operation 32 'sext' 'sext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.38ns)   --->   "%mul_ln87_4 = mul i29 %sext_ln87_4, i29 %sext_ln87_8" [FIR_HLS.cpp:87]   --->   Operation 33 'mul' 'mul_ln87_4' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %mul_ln87_4, i1 0" [FIR_HLS.cpp:87]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln87_9 = sext i30 %tmp_5" [FIR_HLS.cpp:87]   --->   Operation 35 'sext' 'sext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln87_10 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:87]   --->   Operation 36 'sext' 'sext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.38ns)   --->   "%mul_ln87_5 = mul i26 %sext_ln87, i26 %sext_ln87_10" [FIR_HLS.cpp:87]   --->   Operation 37 'mul' 'mul_ln87_5' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i26.i1, i26 %mul_ln87_5, i1 0" [FIR_HLS.cpp:87]   --->   Operation 38 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln87_11 = sext i27 %tmp_6" [FIR_HLS.cpp:87]   --->   Operation 39 'sext' 'sext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%add_ln87_4 = add i32 %sext_ln87_7, i32 %FIR_delays_read_19" [FIR_HLS.cpp:87]   --->   Operation 40 'add' 'add_ln87_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln87_5 = add i32 %sext_ln87_9, i32 %FIR_delays_read_18" [FIR_HLS.cpp:87]   --->   Operation 41 'add' 'add_ln87_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i16 %y" [FIR_HLS.cpp:89]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i32 %add_ln87" [FIR_HLS.cpp:89]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i32 %add_ln87_4" [FIR_HLS.cpp:89]   --->   Operation 44 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i32 %add_ln87_5" [FIR_HLS.cpp:89]   --->   Operation 45 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i32 %sext_ln87_11" [FIR_HLS.cpp:89]   --->   Operation 46 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln89 = ret i144 %mrv_4" [FIR_HLS.cpp:89]   --->   Operation 47 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n_read           (read          ) [ 00]
FIR_coe_read_1     (read          ) [ 00]
FIR_coe_read_2     (read          ) [ 00]
FIR_coe_read_3     (read          ) [ 00]
FIR_coe_read_4     (read          ) [ 00]
FIR_coe_read_9     (read          ) [ 00]
FIR_delays_read_18 (read          ) [ 00]
FIR_delays_read_19 (read          ) [ 00]
FIR_delays_read_20 (read          ) [ 00]
FIR_delays_read_21 (read          ) [ 00]
specpipeline_ln80  (specpipeline  ) [ 00]
sext_ln84          (sext          ) [ 00]
sext_ln84_5        (sext          ) [ 00]
mul_ln84           (mul           ) [ 00]
shl_ln             (bitconcatenate) [ 00]
sext_ln84_6        (sext          ) [ 00]
add_ln84           (add           ) [ 00]
y                  (partselect    ) [ 00]
sext_ln87          (sext          ) [ 00]
sext_ln87_3        (sext          ) [ 00]
sext_ln87_4        (sext          ) [ 00]
sext_ln87_5        (sext          ) [ 00]
mul_ln87_3         (mul           ) [ 00]
tmp                (bitconcatenate) [ 00]
sext_ln87_6        (sext          ) [ 00]
add_ln87           (add           ) [ 00]
zext_ln87          (zext          ) [ 00]
mul_ln87           (mul           ) [ 00]
tmp_4              (bitconcatenate) [ 00]
sext_ln87_7        (sext          ) [ 00]
sext_ln87_8        (sext          ) [ 00]
mul_ln87_4         (mul           ) [ 00]
tmp_5              (bitconcatenate) [ 00]
sext_ln87_9        (sext          ) [ 00]
sext_ln87_10       (sext          ) [ 00]
mul_ln87_5         (mul           ) [ 00]
tmp_6              (bitconcatenate) [ 00]
sext_ln87_11       (sext          ) [ 00]
add_ln87_4         (add           ) [ 00]
add_ln87_5         (add           ) [ 00]
mrv                (insertvalue   ) [ 00]
mrv_1              (insertvalue   ) [ 00]
mrv_2              (insertvalue   ) [ 00]
mrv_3              (insertvalue   ) [ 00]
mrv_4              (insertvalue   ) [ 00]
ret_ln89           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_26">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_26"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_coe_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FIR_coe_read_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FIR_coe_read_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FIR_coe_read_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FIR_coe_read_17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_n">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i25.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i26.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_n_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="FIR_coe_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="FIR_coe_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="0" index="1" bw="13" slack="0"/>
<pin id="71" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="FIR_coe_read_3_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="FIR_coe_read_4_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="13" slack="0"/>
<pin id="83" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="FIR_coe_read_9_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="FIR_delays_read_18_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_18/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="FIR_delays_read_19_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_19/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="FIR_delays_read_20_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_20/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="FIR_delays_read_21_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_21/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln84_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln84_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul_ln84_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="26" slack="0"/>
<pin id="132" dir="0" index="1" bw="25" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln84_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="26" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln84_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="26" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln87_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln87_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln87_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln87_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mul_ln87_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="13" slack="0"/>
<pin id="177" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="29" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln87_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="30" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln87_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="30" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln87_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mul_ln87_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="14" slack="0"/>
<pin id="205" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="30" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln87_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln87_8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_8/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_ln87_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="13" slack="0"/>
<pin id="227" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="0"/>
<pin id="232" dir="0" index="1" bw="29" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln87_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="30" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_9/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln87_10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_10/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln87_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="27" slack="0"/>
<pin id="254" dir="0" index="1" bw="26" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln87_11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="27" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_11/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln87_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln87_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="30" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="144" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="144" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="144" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="144" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="144" slack="0"/>
<pin id="302" dir="0" index="1" bw="27" slack="0"/>
<pin id="303" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="56" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="86" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="110" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="56" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="56" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="80" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="104" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="162" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="68" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="166" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="62" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="158" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="216" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="98" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="238" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="92" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="148" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="192" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="264" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="270" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="260" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: FIR_filter_transposed : FIR_delays_read | {1 }
	Port: FIR_filter_transposed : FIR_delays_read_25 | {1 }
	Port: FIR_filter_transposed : FIR_delays_read_26 | {1 }
	Port: FIR_filter_transposed : FIR_delays_read_27 | {1 }
	Port: FIR_filter_transposed : FIR_coe_read | {1 }
	Port: FIR_filter_transposed : FIR_coe_read_14 | {1 }
	Port: FIR_filter_transposed : FIR_coe_read_15 | {1 }
	Port: FIR_filter_transposed : FIR_coe_read_16 | {1 }
	Port: FIR_filter_transposed : FIR_coe_read_17 | {1 }
	Port: FIR_filter_transposed : x_n | {1 }
  - Chain level:
	State 1
		mul_ln84 : 1
		shl_ln : 2
		sext_ln84_6 : 3
		add_ln84 : 4
		y : 5
		mul_ln87_3 : 1
		tmp : 2
		sext_ln87_6 : 3
		add_ln87 : 4
		mul_ln87 : 1
		tmp_4 : 2
		sext_ln87_7 : 3
		mul_ln87_4 : 1
		tmp_5 : 2
		sext_ln87_9 : 3
		mul_ln87_5 : 1
		tmp_6 : 2
		sext_ln87_11 : 3
		add_ln87_4 : 4
		add_ln87_5 : 4
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		ret_ln89 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln84_fu_142        |    0    |    0    |    39   |
|    add   |         add_ln87_fu_192        |    0    |    0    |    39   |
|          |        add_ln87_4_fu_264       |    0    |    0    |    39   |
|          |        add_ln87_5_fu_270       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |         mul_ln84_fu_124        |    1    |    0    |    5    |
|          |        mul_ln87_3_fu_174       |    1    |    0    |    5    |
|    mul   |         mul_ln87_fu_202        |    1    |    0    |    5    |
|          |        mul_ln87_4_fu_224       |    1    |    0    |    5    |
|          |        mul_ln87_5_fu_246       |    1    |    0    |    5    |
|----------|--------------------------------|---------|---------|---------|
|          |       x_n_read_read_fu_56      |    0    |    0    |    0    |
|          |    FIR_coe_read_1_read_fu_62   |    0    |    0    |    0    |
|          |    FIR_coe_read_2_read_fu_68   |    0    |    0    |    0    |
|          |    FIR_coe_read_3_read_fu_74   |    0    |    0    |    0    |
|   read   |    FIR_coe_read_4_read_fu_80   |    0    |    0    |    0    |
|          |    FIR_coe_read_9_read_fu_86   |    0    |    0    |    0    |
|          |  FIR_delays_read_18_read_fu_92 |    0    |    0    |    0    |
|          |  FIR_delays_read_19_read_fu_98 |    0    |    0    |    0    |
|          | FIR_delays_read_20_read_fu_104 |    0    |    0    |    0    |
|          | FIR_delays_read_21_read_fu_110 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln84_fu_116        |    0    |    0    |    0    |
|          |       sext_ln84_5_fu_120       |    0    |    0    |    0    |
|          |       sext_ln84_6_fu_138       |    0    |    0    |    0    |
|          |        sext_ln87_fu_158        |    0    |    0    |    0    |
|          |       sext_ln87_3_fu_162       |    0    |    0    |    0    |
|          |       sext_ln87_4_fu_166       |    0    |    0    |    0    |
|   sext   |       sext_ln87_5_fu_170       |    0    |    0    |    0    |
|          |       sext_ln87_6_fu_188       |    0    |    0    |    0    |
|          |       sext_ln87_7_fu_216       |    0    |    0    |    0    |
|          |       sext_ln87_8_fu_220       |    0    |    0    |    0    |
|          |       sext_ln87_9_fu_238       |    0    |    0    |    0    |
|          |       sext_ln87_10_fu_242      |    0    |    0    |    0    |
|          |       sext_ln87_11_fu_260      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_130         |    0    |    0    |    0    |
|          |           tmp_fu_180           |    0    |    0    |    0    |
|bitconcatenate|          tmp_4_fu_208          |    0    |    0    |    0    |
|          |          tmp_5_fu_230          |    0    |    0    |    0    |
|          |          tmp_6_fu_252          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|            y_fu_148            |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln87_fu_198        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           mrv_fu_276           |    0    |    0    |    0    |
|          |          mrv_1_fu_282          |    0    |    0    |    0    |
|insertvalue|          mrv_2_fu_288          |    0    |    0    |    0    |
|          |          mrv_3_fu_294          |    0    |    0    |    0    |
|          |          mrv_4_fu_300          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |    0    |   181   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |    0   |   181  |
+-----------+--------+--------+--------+
