
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000143c  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080015f8  080015f8  000115f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001638  08001638  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001638  08001638  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001638  08001638  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001638  08001638  00011638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800163c  0800163c  0001163c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800164c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800164c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004b44  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000e00  00000000  00000000  00024b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000548  00000000  00000000  00025980  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004c0  00000000  00000000  00025ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027fd9  00000000  00000000  00026388  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000045ac  00000000  00000000  0004e361  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f5f20  00000000  00000000  0005290d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014882d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000135c  00000000  00000000  001488a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080015e0 	.word	0x080015e0

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	080015e0 	.word	0x080015e0

080001fc <main>:
float k = 0;



int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000200:	f000 f905 	bl	800040e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000204:	f000 f801 	bl	800020a <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000208:	e7fe      	b.n	8000208 <main+0xc>

0800020a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020a:	b580      	push	{r7, lr}
 800020c:	b096      	sub	sp, #88	; 0x58
 800020e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000210:	f107 0314 	add.w	r3, r7, #20
 8000214:	2244      	movs	r2, #68	; 0x44
 8000216:	2100      	movs	r1, #0
 8000218:	4618      	mov	r0, r3
 800021a:	f001 f9d9 	bl	80015d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800021e:	463b      	mov	r3, r7
 8000220:	2200      	movs	r2, #0
 8000222:	601a      	str	r2, [r3, #0]
 8000224:	605a      	str	r2, [r3, #4]
 8000226:	609a      	str	r2, [r3, #8]
 8000228:	60da      	str	r2, [r3, #12]
 800022a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800022c:	2000      	movs	r0, #0
 800022e:	f000 fa69 	bl	8000704 <HAL_PWREx_ControlVoltageScaling>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d001      	beq.n	800023c <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000238:	f000 f838 	bl	80002ac <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800023c:	2310      	movs	r3, #16
 800023e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000240:	2301      	movs	r3, #1
 8000242:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000244:	2300      	movs	r3, #0
 8000246:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000248:	2360      	movs	r3, #96	; 0x60
 800024a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024c:	2302      	movs	r3, #2
 800024e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000250:	2301      	movs	r3, #1
 8000252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000254:	2301      	movs	r3, #1
 8000256:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000258:	233c      	movs	r3, #60	; 0x3c
 800025a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800025c:	2302      	movs	r3, #2
 800025e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000260:	2302      	movs	r3, #2
 8000262:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000264:	2302      	movs	r3, #2
 8000266:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000268:	f107 0314 	add.w	r3, r7, #20
 800026c:	4618      	mov	r0, r3
 800026e:	f000 faed 	bl	800084c <HAL_RCC_OscConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000278:	f000 f818 	bl	80002ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027c:	230f      	movs	r3, #15
 800027e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000280:	2303      	movs	r3, #3
 8000282:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000290:	463b      	mov	r3, r7
 8000292:	2105      	movs	r1, #5
 8000294:	4618      	mov	r0, r3
 8000296:	f000 feff 	bl	8001098 <HAL_RCC_ClockConfig>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002a0:	f000 f804 	bl	80002ac <Error_Handler>
  }
}
 80002a4:	bf00      	nop
 80002a6:	3758      	adds	r7, #88	; 0x58
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}

080002ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002b0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002b2:	e7fe      	b.n	80002b2 <Error_Handler+0x6>

080002b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002ba:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <HAL_MspInit+0x44>)
 80002bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80002be:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <HAL_MspInit+0x44>)
 80002c0:	f043 0301 	orr.w	r3, r3, #1
 80002c4:	6613      	str	r3, [r2, #96]	; 0x60
 80002c6:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <HAL_MspInit+0x44>)
 80002c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80002ca:	f003 0301 	and.w	r3, r3, #1
 80002ce:	607b      	str	r3, [r7, #4]
 80002d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002d2:	4b09      	ldr	r3, [pc, #36]	; (80002f8 <HAL_MspInit+0x44>)
 80002d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002d6:	4a08      	ldr	r2, [pc, #32]	; (80002f8 <HAL_MspInit+0x44>)
 80002d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002dc:	6593      	str	r3, [r2, #88]	; 0x58
 80002de:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <HAL_MspInit+0x44>)
 80002e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002e6:	603b      	str	r3, [r7, #0]
 80002e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	40021000 	.word	0x40021000

080002fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000300:	e7fe      	b.n	8000300 <NMI_Handler+0x4>

08000302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000302:	b480      	push	{r7}
 8000304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000306:	e7fe      	b.n	8000306 <HardFault_Handler+0x4>

08000308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800030c:	e7fe      	b.n	800030c <MemManage_Handler+0x4>

0800030e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000312:	e7fe      	b.n	8000312 <BusFault_Handler+0x4>

08000314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000318:	e7fe      	b.n	8000318 <UsageFault_Handler+0x4>

0800031a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800031a:	b480      	push	{r7}
 800031c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800031e:	bf00      	nop
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800032c:	bf00      	nop
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr

08000336 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000336:	b480      	push	{r7}
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000348:	f000 f8b6 	bl	80004b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800034c:	bf00      	nop
 800034e:	bd80      	pop	{r7, pc}

08000350 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000354:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <SystemInit+0x64>)
 8000356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800035a:	4a16      	ldr	r2, [pc, #88]	; (80003b4 <SystemInit+0x64>)
 800035c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000360:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000364:	4b14      	ldr	r3, [pc, #80]	; (80003b8 <SystemInit+0x68>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a13      	ldr	r2, [pc, #76]	; (80003b8 <SystemInit+0x68>)
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000370:	4b11      	ldr	r3, [pc, #68]	; (80003b8 <SystemInit+0x68>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000376:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <SystemInit+0x68>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4a0f      	ldr	r2, [pc, #60]	; (80003b8 <SystemInit+0x68>)
 800037c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000380:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000384:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000386:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <SystemInit+0x68>)
 8000388:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800038c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800038e:	4b0a      	ldr	r3, [pc, #40]	; (80003b8 <SystemInit+0x68>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a09      	ldr	r2, [pc, #36]	; (80003b8 <SystemInit+0x68>)
 8000394:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000398:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800039a:	4b07      	ldr	r3, [pc, #28]	; (80003b8 <SystemInit+0x68>)
 800039c:	2200      	movs	r2, #0
 800039e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003a0:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <SystemInit+0x64>)
 80003a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003a6:	609a      	str	r2, [r3, #8]
#endif
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	e000ed00 	.word	0xe000ed00
 80003b8:	40021000 	.word	0x40021000

080003bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003c0:	f7ff ffc6 	bl	8000350 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80003c4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80003c6:	e003      	b.n	80003d0 <LoopCopyDataInit>

080003c8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80003c8:	4b0b      	ldr	r3, [pc, #44]	; (80003f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80003ca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80003cc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80003ce:	3104      	adds	r1, #4

080003d0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80003d0:	480a      	ldr	r0, [pc, #40]	; (80003fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <LoopForever+0xe>)
	adds	r2, r0, r1
 80003d4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80003d6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80003d8:	d3f6      	bcc.n	80003c8 <CopyDataInit>
	ldr	r2, =_sbss
 80003da:	4a0a      	ldr	r2, [pc, #40]	; (8000404 <LoopForever+0x12>)
	b	LoopFillZerobss
 80003dc:	e002      	b.n	80003e4 <LoopFillZerobss>

080003de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80003de:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80003e0:	f842 3b04 	str.w	r3, [r2], #4

080003e4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80003e4:	4b08      	ldr	r3, [pc, #32]	; (8000408 <LoopForever+0x16>)
	cmp	r2, r3
 80003e6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80003e8:	d3f9      	bcc.n	80003de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003ea:	f001 f8cd 	bl	8001588 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003ee:	f7ff ff05 	bl	80001fc <main>

080003f2 <LoopForever>:

LoopForever:
    b LoopForever
 80003f2:	e7fe      	b.n	80003f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80003f4:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80003f8:	08001640 	.word	0x08001640
	ldr	r0, =_sdata
 80003fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000400:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000404:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000408:	2000002c 	.word	0x2000002c

0800040c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800040c:	e7fe      	b.n	800040c <ADC1_IRQHandler>

0800040e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	b082      	sub	sp, #8
 8000412:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000414:	2300      	movs	r3, #0
 8000416:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000418:	2003      	movs	r0, #3
 800041a:	f000 f91f 	bl	800065c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800041e:	2000      	movs	r0, #0
 8000420:	f000 f80e 	bl	8000440 <HAL_InitTick>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d002      	beq.n	8000430 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800042a:	2301      	movs	r3, #1
 800042c:	71fb      	strb	r3, [r7, #7]
 800042e:	e001      	b.n	8000434 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000430:	f7ff ff40 	bl	80002b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000434:	79fb      	ldrb	r3, [r7, #7]
}
 8000436:	4618      	mov	r0, r3
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000448:	2300      	movs	r3, #0
 800044a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800044c:	4b17      	ldr	r3, [pc, #92]	; (80004ac <HAL_InitTick+0x6c>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d023      	beq.n	800049c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000454:	4b16      	ldr	r3, [pc, #88]	; (80004b0 <HAL_InitTick+0x70>)
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	4b14      	ldr	r3, [pc, #80]	; (80004ac <HAL_InitTick+0x6c>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	4619      	mov	r1, r3
 800045e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000462:	fbb3 f3f1 	udiv	r3, r3, r1
 8000466:	fbb2 f3f3 	udiv	r3, r2, r3
 800046a:	4618      	mov	r0, r3
 800046c:	f000 f91d 	bl	80006aa <HAL_SYSTICK_Config>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d10f      	bne.n	8000496 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2b0f      	cmp	r3, #15
 800047a:	d809      	bhi.n	8000490 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800047c:	2200      	movs	r2, #0
 800047e:	6879      	ldr	r1, [r7, #4]
 8000480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000484:	f000 f8f5 	bl	8000672 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000488:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <HAL_InitTick+0x74>)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	6013      	str	r3, [r2, #0]
 800048e:	e007      	b.n	80004a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000490:	2301      	movs	r3, #1
 8000492:	73fb      	strb	r3, [r7, #15]
 8000494:	e004      	b.n	80004a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	73fb      	strb	r3, [r7, #15]
 800049a:	e001      	b.n	80004a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800049c:	2301      	movs	r3, #1
 800049e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3710      	adds	r7, #16
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000008 	.word	0x20000008
 80004b0:	20000000 	.word	0x20000000
 80004b4:	20000004 	.word	0x20000004

080004b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80004bc:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <HAL_IncTick+0x20>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	461a      	mov	r2, r3
 80004c2:	4b06      	ldr	r3, [pc, #24]	; (80004dc <HAL_IncTick+0x24>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4413      	add	r3, r2
 80004c8:	4a04      	ldr	r2, [pc, #16]	; (80004dc <HAL_IncTick+0x24>)
 80004ca:	6013      	str	r3, [r2, #0]
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	20000008 	.word	0x20000008
 80004dc:	20000028 	.word	0x20000028

080004e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  return uwTick;
 80004e4:	4b03      	ldr	r3, [pc, #12]	; (80004f4 <HAL_GetTick+0x14>)
 80004e6:	681b      	ldr	r3, [r3, #0]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	20000028 	.word	0x20000028

080004f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f003 0307 	and.w	r3, r3, #7
 8000506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000508:	4b0c      	ldr	r3, [pc, #48]	; (800053c <__NVIC_SetPriorityGrouping+0x44>)
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800050e:	68ba      	ldr	r2, [r7, #8]
 8000510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000514:	4013      	ands	r3, r2
 8000516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800052a:	4a04      	ldr	r2, [pc, #16]	; (800053c <__NVIC_SetPriorityGrouping+0x44>)
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	60d3      	str	r3, [r2, #12]
}
 8000530:	bf00      	nop
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000544:	4b04      	ldr	r3, [pc, #16]	; (8000558 <__NVIC_GetPriorityGrouping+0x18>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	0a1b      	lsrs	r3, r3, #8
 800054a:	f003 0307 	and.w	r3, r3, #7
}
 800054e:	4618      	mov	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	6039      	str	r1, [r7, #0]
 8000566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056c:	2b00      	cmp	r3, #0
 800056e:	db0a      	blt.n	8000586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	b2da      	uxtb	r2, r3
 8000574:	490c      	ldr	r1, [pc, #48]	; (80005a8 <__NVIC_SetPriority+0x4c>)
 8000576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057a:	0112      	lsls	r2, r2, #4
 800057c:	b2d2      	uxtb	r2, r2
 800057e:	440b      	add	r3, r1
 8000580:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000584:	e00a      	b.n	800059c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	b2da      	uxtb	r2, r3
 800058a:	4908      	ldr	r1, [pc, #32]	; (80005ac <__NVIC_SetPriority+0x50>)
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	f003 030f 	and.w	r3, r3, #15
 8000592:	3b04      	subs	r3, #4
 8000594:	0112      	lsls	r2, r2, #4
 8000596:	b2d2      	uxtb	r2, r2
 8000598:	440b      	add	r3, r1
 800059a:	761a      	strb	r2, [r3, #24]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	e000e100 	.word	0xe000e100
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b089      	sub	sp, #36	; 0x24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	f003 0307 	and.w	r3, r3, #7
 80005c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005c4:	69fb      	ldr	r3, [r7, #28]
 80005c6:	f1c3 0307 	rsb	r3, r3, #7
 80005ca:	2b04      	cmp	r3, #4
 80005cc:	bf28      	it	cs
 80005ce:	2304      	movcs	r3, #4
 80005d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	3304      	adds	r3, #4
 80005d6:	2b06      	cmp	r3, #6
 80005d8:	d902      	bls.n	80005e0 <NVIC_EncodePriority+0x30>
 80005da:	69fb      	ldr	r3, [r7, #28]
 80005dc:	3b03      	subs	r3, #3
 80005de:	e000      	b.n	80005e2 <NVIC_EncodePriority+0x32>
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005e8:	69bb      	ldr	r3, [r7, #24]
 80005ea:	fa02 f303 	lsl.w	r3, r2, r3
 80005ee:	43da      	mvns	r2, r3
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	401a      	ands	r2, r3
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000602:	43d9      	mvns	r1, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000608:	4313      	orrs	r3, r2
         );
}
 800060a:	4618      	mov	r0, r3
 800060c:	3724      	adds	r7, #36	; 0x24
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
	...

08000618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3b01      	subs	r3, #1
 8000624:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000628:	d301      	bcc.n	800062e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800062a:	2301      	movs	r3, #1
 800062c:	e00f      	b.n	800064e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800062e:	4a0a      	ldr	r2, [pc, #40]	; (8000658 <SysTick_Config+0x40>)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	3b01      	subs	r3, #1
 8000634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000636:	210f      	movs	r1, #15
 8000638:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800063c:	f7ff ff8e 	bl	800055c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000640:	4b05      	ldr	r3, [pc, #20]	; (8000658 <SysTick_Config+0x40>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000646:	4b04      	ldr	r3, [pc, #16]	; (8000658 <SysTick_Config+0x40>)
 8000648:	2207      	movs	r2, #7
 800064a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800064c:	2300      	movs	r3, #0
}
 800064e:	4618      	mov	r0, r3
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	e000e010 	.word	0xe000e010

0800065c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ff47 	bl	80004f8 <__NVIC_SetPriorityGrouping>
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}

08000672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000672:	b580      	push	{r7, lr}
 8000674:	b086      	sub	sp, #24
 8000676:	af00      	add	r7, sp, #0
 8000678:	4603      	mov	r3, r0
 800067a:	60b9      	str	r1, [r7, #8]
 800067c:	607a      	str	r2, [r7, #4]
 800067e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000684:	f7ff ff5c 	bl	8000540 <__NVIC_GetPriorityGrouping>
 8000688:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	68b9      	ldr	r1, [r7, #8]
 800068e:	6978      	ldr	r0, [r7, #20]
 8000690:	f7ff ff8e 	bl	80005b0 <NVIC_EncodePriority>
 8000694:	4602      	mov	r2, r0
 8000696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800069a:	4611      	mov	r1, r2
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ff5d 	bl	800055c <__NVIC_SetPriority>
}
 80006a2:	bf00      	nop
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b082      	sub	sp, #8
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f7ff ffb0 	bl	8000618 <SysTick_Config>
 80006b8:	4603      	mov	r3, r0
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80006c8:	4b0d      	ldr	r3, [pc, #52]	; (8000700 <HAL_PWREx_GetVoltageRange+0x3c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80006d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80006d4:	d102      	bne.n	80006dc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80006d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006da:	e00b      	b.n	80006f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80006dc:	4b08      	ldr	r3, [pc, #32]	; (8000700 <HAL_PWREx_GetVoltageRange+0x3c>)
 80006de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80006e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80006ea:	d102      	bne.n	80006f2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80006ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006f0:	e000      	b.n	80006f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80006f2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40007000 	.word	0x40007000

08000704 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d141      	bne.n	8000796 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000712:	4b4b      	ldr	r3, [pc, #300]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800071a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800071e:	d131      	bne.n	8000784 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000720:	4b47      	ldr	r3, [pc, #284]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000722:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000726:	4a46      	ldr	r2, [pc, #280]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800072c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000730:	4b43      	ldr	r3, [pc, #268]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000738:	4a41      	ldr	r2, [pc, #260]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800073a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800073e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000740:	4b40      	ldr	r3, [pc, #256]	; (8000844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2232      	movs	r2, #50	; 0x32
 8000746:	fb02 f303 	mul.w	r3, r2, r3
 800074a:	4a3f      	ldr	r2, [pc, #252]	; (8000848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800074c:	fba2 2303 	umull	r2, r3, r2, r3
 8000750:	0c9b      	lsrs	r3, r3, #18
 8000752:	3301      	adds	r3, #1
 8000754:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000756:	e002      	b.n	800075e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3b01      	subs	r3, #1
 800075c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800075e:	4b38      	ldr	r3, [pc, #224]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800076a:	d102      	bne.n	8000772 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f2      	bne.n	8000758 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000772:	4b33      	ldr	r3, [pc, #204]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800077a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800077e:	d158      	bne.n	8000832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000780:	2303      	movs	r3, #3
 8000782:	e057      	b.n	8000834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000784:	4b2e      	ldr	r3, [pc, #184]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800078a:	4a2d      	ldr	r2, [pc, #180]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800078c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000790:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000794:	e04d      	b.n	8000832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800079c:	d141      	bne.n	8000822 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800079e:	4b28      	ldr	r3, [pc, #160]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007aa:	d131      	bne.n	8000810 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007ac:	4b24      	ldr	r3, [pc, #144]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007b2:	4a23      	ldr	r2, [pc, #140]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	4b20      	ldr	r3, [pc, #128]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007c4:	4a1e      	ldr	r2, [pc, #120]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80007cc:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2232      	movs	r2, #50	; 0x32
 80007d2:	fb02 f303 	mul.w	r3, r2, r3
 80007d6:	4a1c      	ldr	r2, [pc, #112]	; (8000848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007d8:	fba2 2303 	umull	r2, r3, r2, r3
 80007dc:	0c9b      	lsrs	r3, r3, #18
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007e2:	e002      	b.n	80007ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007f6:	d102      	bne.n	80007fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1f2      	bne.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007fe:	4b10      	ldr	r3, [pc, #64]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000800:	695b      	ldr	r3, [r3, #20]
 8000802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800080a:	d112      	bne.n	8000832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800080c:	2303      	movs	r3, #3
 800080e:	e011      	b.n	8000834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000810:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800081c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000820:	e007      	b.n	8000832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000822:	4b07      	ldr	r3, [pc, #28]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800082a:	4a05      	ldr	r2, [pc, #20]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800082c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000830:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000832:	2300      	movs	r3, #0
}
 8000834:	4618      	mov	r0, r3
 8000836:	3714      	adds	r7, #20
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40007000 	.word	0x40007000
 8000844:	20000000 	.word	0x20000000
 8000848:	431bde83 	.word	0x431bde83

0800084c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d102      	bne.n	8000860 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	f000 bc16 	b.w	800108c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000860:	4ba0      	ldr	r3, [pc, #640]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f003 030c 	and.w	r3, r3, #12
 8000868:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800086a:	4b9e      	ldr	r3, [pc, #632]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	f003 0303 	and.w	r3, r3, #3
 8000872:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f003 0310 	and.w	r3, r3, #16
 800087c:	2b00      	cmp	r3, #0
 800087e:	f000 80e4 	beq.w	8000a4a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d007      	beq.n	8000898 <HAL_RCC_OscConfig+0x4c>
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	2b0c      	cmp	r3, #12
 800088c:	f040 808b 	bne.w	80009a6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	2b01      	cmp	r3, #1
 8000894:	f040 8087 	bne.w	80009a6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000898:	4b92      	ldr	r3, [pc, #584]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f003 0302 	and.w	r3, r3, #2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d005      	beq.n	80008b0 <HAL_RCC_OscConfig+0x64>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d101      	bne.n	80008b0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80008ac:	2301      	movs	r3, #1
 80008ae:	e3ed      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6a1a      	ldr	r2, [r3, #32]
 80008b4:	4b8b      	ldr	r3, [pc, #556]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f003 0308 	and.w	r3, r3, #8
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d004      	beq.n	80008ca <HAL_RCC_OscConfig+0x7e>
 80008c0:	4b88      	ldr	r3, [pc, #544]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008c8:	e005      	b.n	80008d6 <HAL_RCC_OscConfig+0x8a>
 80008ca:	4b86      	ldr	r3, [pc, #536]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80008d0:	091b      	lsrs	r3, r3, #4
 80008d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d223      	bcs.n	8000922 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a1b      	ldr	r3, [r3, #32]
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 fd90 	bl	8001404 <RCC_SetFlashLatencyFromMSIRange>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e3ce      	b.n	800108c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008ee:	4b7d      	ldr	r3, [pc, #500]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a7c      	ldr	r2, [pc, #496]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008f4:	f043 0308 	orr.w	r3, r3, #8
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	4b7a      	ldr	r3, [pc, #488]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6a1b      	ldr	r3, [r3, #32]
 8000906:	4977      	ldr	r1, [pc, #476]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000908:	4313      	orrs	r3, r2
 800090a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800090c:	4b75      	ldr	r3, [pc, #468]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	69db      	ldr	r3, [r3, #28]
 8000918:	021b      	lsls	r3, r3, #8
 800091a:	4972      	ldr	r1, [pc, #456]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 800091c:	4313      	orrs	r3, r2
 800091e:	604b      	str	r3, [r1, #4]
 8000920:	e025      	b.n	800096e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000922:	4b70      	ldr	r3, [pc, #448]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a6f      	ldr	r2, [pc, #444]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000928:	f043 0308 	orr.w	r3, r3, #8
 800092c:	6013      	str	r3, [r2, #0]
 800092e:	4b6d      	ldr	r3, [pc, #436]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	6a1b      	ldr	r3, [r3, #32]
 800093a:	496a      	ldr	r1, [pc, #424]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 800093c:	4313      	orrs	r3, r2
 800093e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000940:	4b68      	ldr	r3, [pc, #416]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	69db      	ldr	r3, [r3, #28]
 800094c:	021b      	lsls	r3, r3, #8
 800094e:	4965      	ldr	r1, [pc, #404]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000950:	4313      	orrs	r3, r2
 8000952:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d109      	bne.n	800096e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6a1b      	ldr	r3, [r3, #32]
 800095e:	4618      	mov	r0, r3
 8000960:	f000 fd50 	bl	8001404 <RCC_SetFlashLatencyFromMSIRange>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e38e      	b.n	800108c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800096e:	f000 fcbf 	bl	80012f0 <HAL_RCC_GetSysClockFreq>
 8000972:	4601      	mov	r1, r0
 8000974:	4b5b      	ldr	r3, [pc, #364]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	091b      	lsrs	r3, r3, #4
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	4a5a      	ldr	r2, [pc, #360]	; (8000ae8 <HAL_RCC_OscConfig+0x29c>)
 8000980:	5cd3      	ldrb	r3, [r2, r3]
 8000982:	f003 031f 	and.w	r3, r3, #31
 8000986:	fa21 f303 	lsr.w	r3, r1, r3
 800098a:	4a58      	ldr	r2, [pc, #352]	; (8000aec <HAL_RCC_OscConfig+0x2a0>)
 800098c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800098e:	4b58      	ldr	r3, [pc, #352]	; (8000af0 <HAL_RCC_OscConfig+0x2a4>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff fd54 	bl	8000440 <HAL_InitTick>
 8000998:	4603      	mov	r3, r0
 800099a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800099c:	7bfb      	ldrb	r3, [r7, #15]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d052      	beq.n	8000a48 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	e372      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d032      	beq.n	8000a14 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80009ae:	4b4d      	ldr	r3, [pc, #308]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a4c      	ldr	r2, [pc, #304]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80009ba:	f7ff fd91 	bl	80004e0 <HAL_GetTick>
 80009be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80009c0:	e008      	b.n	80009d4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009c2:	f7ff fd8d 	bl	80004e0 <HAL_GetTick>
 80009c6:	4602      	mov	r2, r0
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d901      	bls.n	80009d4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80009d0:	2303      	movs	r3, #3
 80009d2:	e35b      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80009d4:	4b43      	ldr	r3, [pc, #268]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f003 0302 	and.w	r3, r3, #2
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d0f0      	beq.n	80009c2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009e0:	4b40      	ldr	r3, [pc, #256]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a3f      	ldr	r2, [pc, #252]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009e6:	f043 0308 	orr.w	r3, r3, #8
 80009ea:	6013      	str	r3, [r2, #0]
 80009ec:	4b3d      	ldr	r3, [pc, #244]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6a1b      	ldr	r3, [r3, #32]
 80009f8:	493a      	ldr	r1, [pc, #232]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 80009fa:	4313      	orrs	r3, r2
 80009fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009fe:	4b39      	ldr	r3, [pc, #228]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	4935      	ldr	r1, [pc, #212]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	604b      	str	r3, [r1, #4]
 8000a12:	e01a      	b.n	8000a4a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000a14:	4b33      	ldr	r3, [pc, #204]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a32      	ldr	r2, [pc, #200]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a1a:	f023 0301 	bic.w	r3, r3, #1
 8000a1e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a20:	f7ff fd5e 	bl	80004e0 <HAL_GetTick>
 8000a24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a26:	e008      	b.n	8000a3a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a28:	f7ff fd5a 	bl	80004e0 <HAL_GetTick>
 8000a2c:	4602      	mov	r2, r0
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d901      	bls.n	8000a3a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000a36:	2303      	movs	r3, #3
 8000a38:	e328      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f003 0302 	and.w	r3, r3, #2
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d1f0      	bne.n	8000a28 <HAL_RCC_OscConfig+0x1dc>
 8000a46:	e000      	b.n	8000a4a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a48:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d073      	beq.n	8000b3e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	2b08      	cmp	r3, #8
 8000a5a:	d005      	beq.n	8000a68 <HAL_RCC_OscConfig+0x21c>
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2b0c      	cmp	r3, #12
 8000a60:	d10e      	bne.n	8000a80 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d10b      	bne.n	8000a80 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a68:	4b1e      	ldr	r3, [pc, #120]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d063      	beq.n	8000b3c <HAL_RCC_OscConfig+0x2f0>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d15f      	bne.n	8000b3c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e305      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a88:	d106      	bne.n	8000a98 <HAL_RCC_OscConfig+0x24c>
 8000a8a:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a15      	ldr	r2, [pc, #84]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a94:	6013      	str	r3, [r2, #0]
 8000a96:	e01d      	b.n	8000ad4 <HAL_RCC_OscConfig+0x288>
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000aa0:	d10c      	bne.n	8000abc <HAL_RCC_OscConfig+0x270>
 8000aa2:	4b10      	ldr	r3, [pc, #64]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a0f      	ldr	r2, [pc, #60]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aac:	6013      	str	r3, [r2, #0]
 8000aae:	4b0d      	ldr	r3, [pc, #52]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a0c      	ldr	r2, [pc, #48]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	e00b      	b.n	8000ad4 <HAL_RCC_OscConfig+0x288>
 8000abc:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a08      	ldr	r2, [pc, #32]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ac6:	6013      	str	r3, [r2, #0]
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a05      	ldr	r2, [pc, #20]	; (8000ae4 <HAL_RCC_OscConfig+0x298>)
 8000ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d01b      	beq.n	8000b14 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000adc:	f7ff fd00 	bl	80004e0 <HAL_GetTick>
 8000ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ae2:	e010      	b.n	8000b06 <HAL_RCC_OscConfig+0x2ba>
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	080015f8 	.word	0x080015f8
 8000aec:	20000000 	.word	0x20000000
 8000af0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000af4:	f7ff fcf4 	bl	80004e0 <HAL_GetTick>
 8000af8:	4602      	mov	r2, r0
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	2b64      	cmp	r3, #100	; 0x64
 8000b00:	d901      	bls.n	8000b06 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000b02:	2303      	movs	r3, #3
 8000b04:	e2c2      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b06:	4baf      	ldr	r3, [pc, #700]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d0f0      	beq.n	8000af4 <HAL_RCC_OscConfig+0x2a8>
 8000b12:	e014      	b.n	8000b3e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b14:	f7ff fce4 	bl	80004e0 <HAL_GetTick>
 8000b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b1a:	e008      	b.n	8000b2e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b1c:	f7ff fce0 	bl	80004e0 <HAL_GetTick>
 8000b20:	4602      	mov	r2, r0
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	2b64      	cmp	r3, #100	; 0x64
 8000b28:	d901      	bls.n	8000b2e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e2ae      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b2e:	4ba5      	ldr	r3, [pc, #660]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d1f0      	bne.n	8000b1c <HAL_RCC_OscConfig+0x2d0>
 8000b3a:	e000      	b.n	8000b3e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f003 0302 	and.w	r3, r3, #2
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d060      	beq.n	8000c0c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d005      	beq.n	8000b5c <HAL_RCC_OscConfig+0x310>
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	2b0c      	cmp	r3, #12
 8000b54:	d119      	bne.n	8000b8a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d116      	bne.n	8000b8a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b5c:	4b99      	ldr	r3, [pc, #612]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d005      	beq.n	8000b74 <HAL_RCC_OscConfig+0x328>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d101      	bne.n	8000b74 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e28b      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b74:	4b93      	ldr	r3, [pc, #588]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	061b      	lsls	r3, r3, #24
 8000b82:	4990      	ldr	r1, [pc, #576]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b84:	4313      	orrs	r3, r2
 8000b86:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b88:	e040      	b.n	8000c0c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	68db      	ldr	r3, [r3, #12]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d023      	beq.n	8000bda <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b92:	4b8c      	ldr	r3, [pc, #560]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a8b      	ldr	r2, [pc, #556]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b9e:	f7ff fc9f 	bl	80004e0 <HAL_GetTick>
 8000ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ba4:	e008      	b.n	8000bb8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ba6:	f7ff fc9b 	bl	80004e0 <HAL_GetTick>
 8000baa:	4602      	mov	r2, r0
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d901      	bls.n	8000bb8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	e269      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bb8:	4b82      	ldr	r3, [pc, #520]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d0f0      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc4:	4b7f      	ldr	r3, [pc, #508]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	061b      	lsls	r3, r3, #24
 8000bd2:	497c      	ldr	r1, [pc, #496]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	604b      	str	r3, [r1, #4]
 8000bd8:	e018      	b.n	8000c0c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bda:	4b7a      	ldr	r3, [pc, #488]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a79      	ldr	r2, [pc, #484]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000be0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000be6:	f7ff fc7b 	bl	80004e0 <HAL_GetTick>
 8000bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bec:	e008      	b.n	8000c00 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bee:	f7ff fc77 	bl	80004e0 <HAL_GetTick>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d901      	bls.n	8000c00 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e245      	b.n	800108c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c00:	4b70      	ldr	r3, [pc, #448]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d1f0      	bne.n	8000bee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f003 0308 	and.w	r3, r3, #8
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d03c      	beq.n	8000c92 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	695b      	ldr	r3, [r3, #20]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d01c      	beq.n	8000c5a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c20:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c26:	4a67      	ldr	r2, [pc, #412]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c30:	f7ff fc56 	bl	80004e0 <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c38:	f7ff fc52 	bl	80004e0 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e220      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c4a:	4b5e      	ldr	r3, [pc, #376]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c50:	f003 0302 	and.w	r3, r3, #2
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0ef      	beq.n	8000c38 <HAL_RCC_OscConfig+0x3ec>
 8000c58:	e01b      	b.n	8000c92 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c5a:	4b5a      	ldr	r3, [pc, #360]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c60:	4a58      	ldr	r2, [pc, #352]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c62:	f023 0301 	bic.w	r3, r3, #1
 8000c66:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c6a:	f7ff fc39 	bl	80004e0 <HAL_GetTick>
 8000c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c70:	e008      	b.n	8000c84 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c72:	f7ff fc35 	bl	80004e0 <HAL_GetTick>
 8000c76:	4602      	mov	r2, r0
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	1ad3      	subs	r3, r2, r3
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d901      	bls.n	8000c84 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000c80:	2303      	movs	r3, #3
 8000c82:	e203      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c84:	4b4f      	ldr	r3, [pc, #316]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d1ef      	bne.n	8000c72 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0304 	and.w	r3, r3, #4
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	f000 80a6 	beq.w	8000dec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ca4:	4b47      	ldr	r3, [pc, #284]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d10d      	bne.n	8000ccc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cb0:	4b44      	ldr	r3, [pc, #272]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb4:	4a43      	ldr	r2, [pc, #268]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000cb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cba:	6593      	str	r3, [r2, #88]	; 0x58
 8000cbc:	4b41      	ldr	r3, [pc, #260]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ccc:	4b3e      	ldr	r3, [pc, #248]	; (8000dc8 <HAL_RCC_OscConfig+0x57c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d118      	bne.n	8000d0a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cd8:	4b3b      	ldr	r3, [pc, #236]	; (8000dc8 <HAL_RCC_OscConfig+0x57c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a3a      	ldr	r2, [pc, #232]	; (8000dc8 <HAL_RCC_OscConfig+0x57c>)
 8000cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce4:	f7ff fbfc 	bl	80004e0 <HAL_GetTick>
 8000ce8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cec:	f7ff fbf8 	bl	80004e0 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e1c6      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cfe:	4b32      	ldr	r3, [pc, #200]	; (8000dc8 <HAL_RCC_OscConfig+0x57c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d0f0      	beq.n	8000cec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d108      	bne.n	8000d24 <HAL_RCC_OscConfig+0x4d8>
 8000d12:	4b2c      	ldr	r3, [pc, #176]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d18:	4a2a      	ldr	r2, [pc, #168]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d22:	e024      	b.n	8000d6e <HAL_RCC_OscConfig+0x522>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	2b05      	cmp	r3, #5
 8000d2a:	d110      	bne.n	8000d4e <HAL_RCC_OscConfig+0x502>
 8000d2c:	4b25      	ldr	r3, [pc, #148]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d32:	4a24      	ldr	r2, [pc, #144]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d34:	f043 0304 	orr.w	r3, r3, #4
 8000d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d3c:	4b21      	ldr	r3, [pc, #132]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d42:	4a20      	ldr	r2, [pc, #128]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d4c:	e00f      	b.n	8000d6e <HAL_RCC_OscConfig+0x522>
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d54:	4a1b      	ldr	r2, [pc, #108]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d56:	f023 0301 	bic.w	r3, r3, #1
 8000d5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d5e:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d64:	4a17      	ldr	r2, [pc, #92]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d66:	f023 0304 	bic.w	r3, r3, #4
 8000d6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d016      	beq.n	8000da4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d76:	f7ff fbb3 	bl	80004e0 <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d7c:	e00a      	b.n	8000d94 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d7e:	f7ff fbaf 	bl	80004e0 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d901      	bls.n	8000d94 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8000d90:	2303      	movs	r3, #3
 8000d92:	e17b      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d94:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_RCC_OscConfig+0x578>)
 8000d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d0ed      	beq.n	8000d7e <HAL_RCC_OscConfig+0x532>
 8000da2:	e01a      	b.n	8000dda <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000da4:	f7ff fb9c 	bl	80004e0 <HAL_GetTick>
 8000da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000daa:	e00f      	b.n	8000dcc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dac:	f7ff fb98 	bl	80004e0 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d906      	bls.n	8000dcc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e164      	b.n	800108c <HAL_RCC_OscConfig+0x840>
 8000dc2:	bf00      	nop
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000dcc:	4ba8      	ldr	r3, [pc, #672]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d1e8      	bne.n	8000dac <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000dda:	7ffb      	ldrb	r3, [r7, #31]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d105      	bne.n	8000dec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000de0:	4ba3      	ldr	r3, [pc, #652]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de4:	4aa2      	ldr	r2, [pc, #648]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000de6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0320 	and.w	r3, r3, #32
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d03c      	beq.n	8000e72 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d01c      	beq.n	8000e3a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000e00:	4b9b      	ldr	r3, [pc, #620]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000e06:	4a9a      	ldr	r2, [pc, #616]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e10:	f7ff fb66 	bl	80004e0 <HAL_GetTick>
 8000e14:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e18:	f7ff fb62 	bl	80004e0 <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e130      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e2a:	4b91      	ldr	r3, [pc, #580]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0ef      	beq.n	8000e18 <HAL_RCC_OscConfig+0x5cc>
 8000e38:	e01b      	b.n	8000e72 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000e3a:	4b8d      	ldr	r3, [pc, #564]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000e40:	4a8b      	ldr	r2, [pc, #556]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e42:	f023 0301 	bic.w	r3, r3, #1
 8000e46:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e4a:	f7ff fb49 	bl	80004e0 <HAL_GetTick>
 8000e4e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e50:	e008      	b.n	8000e64 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e52:	f7ff fb45 	bl	80004e0 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e113      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e64:	4b82      	ldr	r3, [pc, #520]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1ef      	bne.n	8000e52 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 8107 	beq.w	800108a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	f040 80cb 	bne.w	800101c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000e86:	4b7a      	ldr	r3, [pc, #488]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	f003 0203 	and.w	r2, r3, #3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d12c      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d123      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eb6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d11b      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d113      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed6:	085b      	lsrs	r3, r3, #1
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d109      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	085b      	lsrs	r3, r3, #1
 8000eec:	3b01      	subs	r3, #1
 8000eee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d06d      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	2b0c      	cmp	r3, #12
 8000ef8:	d068      	beq.n	8000fcc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000efa:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d105      	bne.n	8000f12 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000f06:	4b5a      	ldr	r3, [pc, #360]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e0ba      	b.n	800108c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000f16:	4b56      	ldr	r3, [pc, #344]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a55      	ldr	r2, [pc, #340]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f20:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f22:	f7ff fadd 	bl	80004e0 <HAL_GetTick>
 8000f26:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2a:	f7ff fad9 	bl	80004e0 <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e0a7      	b.n	800108c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f3c:	4b4c      	ldr	r3, [pc, #304]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d1f0      	bne.n	8000f2a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f48:	4b49      	ldr	r3, [pc, #292]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f4a:	68da      	ldr	r2, [r3, #12]
 8000f4c:	4b49      	ldr	r3, [pc, #292]	; (8001074 <HAL_RCC_OscConfig+0x828>)
 8000f4e:	4013      	ands	r3, r2
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f58:	3a01      	subs	r2, #1
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	4311      	orrs	r1, r2
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f62:	0212      	lsls	r2, r2, #8
 8000f64:	4311      	orrs	r1, r2
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000f6a:	0852      	lsrs	r2, r2, #1
 8000f6c:	3a01      	subs	r2, #1
 8000f6e:	0552      	lsls	r2, r2, #21
 8000f70:	4311      	orrs	r1, r2
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f76:	0852      	lsrs	r2, r2, #1
 8000f78:	3a01      	subs	r2, #1
 8000f7a:	0652      	lsls	r2, r2, #25
 8000f7c:	4311      	orrs	r1, r2
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000f82:	06d2      	lsls	r2, r2, #27
 8000f84:	430a      	orrs	r2, r1
 8000f86:	493a      	ldr	r1, [pc, #232]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000f8c:	4b38      	ldr	r3, [pc, #224]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a37      	ldr	r2, [pc, #220]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f98:	4b35      	ldr	r3, [pc, #212]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	4a34      	ldr	r2, [pc, #208]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fa2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000fa4:	f7ff fa9c 	bl	80004e0 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fac:	f7ff fa98 	bl	80004e0 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e066      	b.n	800108c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d0f0      	beq.n	8000fac <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000fca:	e05e      	b.n	800108a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e05d      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fd0:	4b27      	ldr	r3, [pc, #156]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d156      	bne.n	800108a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000fdc:	4b24      	ldr	r3, [pc, #144]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a23      	ldr	r2, [pc, #140]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fe6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000fe8:	4b21      	ldr	r3, [pc, #132]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	4a20      	ldr	r2, [pc, #128]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8000fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ff2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000ff4:	f7ff fa74 	bl	80004e0 <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ffc:	f7ff fa70 	bl	80004e0 <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e03e      	b.n	800108c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800100e:	4b18      	ldr	r3, [pc, #96]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f0      	beq.n	8000ffc <HAL_RCC_OscConfig+0x7b0>
 800101a:	e036      	b.n	800108a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2b0c      	cmp	r3, #12
 8001020:	d031      	beq.n	8001086 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001028:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800102c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d105      	bne.n	8001046 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	4a0c      	ldr	r2, [pc, #48]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001040:	f023 0303 	bic.w	r3, r3, #3
 8001044:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	4a09      	ldr	r2, [pc, #36]	; (8001070 <HAL_RCC_OscConfig+0x824>)
 800104c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001054:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001056:	f7ff fa43 	bl	80004e0 <HAL_GetTick>
 800105a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800105c:	e00c      	b.n	8001078 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105e:	f7ff fa3f 	bl	80004e0 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d905      	bls.n	8001078 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e00d      	b.n	800108c <HAL_RCC_OscConfig+0x840>
 8001070:	40021000 	.word	0x40021000
 8001074:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <HAL_RCC_OscConfig+0x848>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d1ec      	bne.n	800105e <HAL_RCC_OscConfig+0x812>
 8001084:	e001      	b.n	800108a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e000      	b.n	800108c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	3720      	adds	r7, #32
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40021000 	.word	0x40021000

08001098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d101      	bne.n	80010b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e10f      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010b0:	4b89      	ldr	r3, [pc, #548]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 030f 	and.w	r3, r3, #15
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d910      	bls.n	80010e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010be:	4b86      	ldr	r3, [pc, #536]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f023 020f 	bic.w	r2, r3, #15
 80010c6:	4984      	ldr	r1, [pc, #528]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ce:	4b82      	ldr	r3, [pc, #520]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 030f 	and.w	r3, r3, #15
 80010d6:	683a      	ldr	r2, [r7, #0]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d001      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e0f7      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	f000 8089 	beq.w	8001200 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	d133      	bne.n	800115e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010f6:	4b79      	ldr	r3, [pc, #484]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e0e4      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001106:	f000 f9d7 	bl	80014b8 <RCC_GetSysClockFreqFromPLLSource>
 800110a:	4602      	mov	r2, r0
 800110c:	4b74      	ldr	r3, [pc, #464]	; (80012e0 <HAL_RCC_ClockConfig+0x248>)
 800110e:	429a      	cmp	r2, r3
 8001110:	d955      	bls.n	80011be <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001112:	4b72      	ldr	r3, [pc, #456]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10a      	bne.n	8001134 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800111e:	4b6f      	ldr	r3, [pc, #444]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001126:	4a6d      	ldr	r2, [pc, #436]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800112e:	2380      	movs	r3, #128	; 0x80
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	e044      	b.n	80011be <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d03e      	beq.n	80011be <HAL_RCC_ClockConfig+0x126>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d13a      	bne.n	80011be <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001148:	4b64      	ldr	r3, [pc, #400]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001150:	4a62      	ldr	r2, [pc, #392]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001152:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001156:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	e02f      	b.n	80011be <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d107      	bne.n	8001176 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001166:	4b5d      	ldr	r3, [pc, #372]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d115      	bne.n	800119e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e0ac      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d107      	bne.n	800118e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800117e:	4b57      	ldr	r3, [pc, #348]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d109      	bne.n	800119e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e0a0      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800118e:	4b53      	ldr	r3, [pc, #332]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e098      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800119e:	f000 f8a7 	bl	80012f0 <HAL_RCC_GetSysClockFreq>
 80011a2:	4602      	mov	r2, r0
 80011a4:	4b4e      	ldr	r3, [pc, #312]	; (80012e0 <HAL_RCC_ClockConfig+0x248>)
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d909      	bls.n	80011be <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80011aa:	4b4c      	ldr	r3, [pc, #304]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80011b2:	4a4a      	ldr	r2, [pc, #296]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80011b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80011ba:	2380      	movs	r3, #128	; 0x80
 80011bc:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80011be:	4b47      	ldr	r3, [pc, #284]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f023 0203 	bic.w	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	4944      	ldr	r1, [pc, #272]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80011cc:	4313      	orrs	r3, r2
 80011ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80011d0:	f7ff f986 	bl	80004e0 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011d6:	e00a      	b.n	80011ee <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011d8:	f7ff f982 	bl	80004e0 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e070      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ee:	4b3b      	ldr	r3, [pc, #236]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f003 020c 	and.w	r2, r3, #12
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d1eb      	bne.n	80011d8 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0302 	and.w	r3, r3, #2
 8001208:	2b00      	cmp	r3, #0
 800120a:	d009      	beq.n	8001220 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800120c:	4b33      	ldr	r3, [pc, #204]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	4930      	ldr	r1, [pc, #192]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800121a:	4313      	orrs	r3, r2
 800121c:	608b      	str	r3, [r1, #8]
 800121e:	e008      	b.n	8001232 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2b80      	cmp	r3, #128	; 0x80
 8001224:	d105      	bne.n	8001232 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001226:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	4a2c      	ldr	r2, [pc, #176]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800122c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001230:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001232:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d210      	bcs.n	8001262 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001240:	4b25      	ldr	r3, [pc, #148]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f023 020f 	bic.w	r2, r3, #15
 8001248:	4923      	ldr	r1, [pc, #140]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	4313      	orrs	r3, r2
 800124e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001250:	4b21      	ldr	r3, [pc, #132]	; (80012d8 <HAL_RCC_ClockConfig+0x240>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 030f 	and.w	r3, r3, #15
 8001258:	683a      	ldr	r2, [r7, #0]
 800125a:	429a      	cmp	r2, r3
 800125c:	d001      	beq.n	8001262 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e036      	b.n	80012d0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	2b00      	cmp	r3, #0
 800126c:	d008      	beq.n	8001280 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800126e:	4b1b      	ldr	r3, [pc, #108]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	4918      	ldr	r1, [pc, #96]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800127c:	4313      	orrs	r3, r2
 800127e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	2b00      	cmp	r3, #0
 800128a:	d009      	beq.n	80012a0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	4910      	ldr	r1, [pc, #64]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 800129c:	4313      	orrs	r3, r2
 800129e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012a0:	f000 f826 	bl	80012f0 <HAL_RCC_GetSysClockFreq>
 80012a4:	4601      	mov	r1, r0
 80012a6:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <HAL_RCC_ClockConfig+0x244>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	091b      	lsrs	r3, r3, #4
 80012ac:	f003 030f 	and.w	r3, r3, #15
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <HAL_RCC_ClockConfig+0x24c>)
 80012b2:	5cd3      	ldrb	r3, [r2, r3]
 80012b4:	f003 031f 	and.w	r3, r3, #31
 80012b8:	fa21 f303 	lsr.w	r3, r1, r3
 80012bc:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <HAL_RCC_ClockConfig+0x250>)
 80012be:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80012c0:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <HAL_RCC_ClockConfig+0x254>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f8bb 	bl	8000440 <HAL_InitTick>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]

  return status;
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40022000 	.word	0x40022000
 80012dc:	40021000 	.word	0x40021000
 80012e0:	04c4b400 	.word	0x04c4b400
 80012e4:	080015f8 	.word	0x080015f8
 80012e8:	20000000 	.word	0x20000000
 80012ec:	20000004 	.word	0x20000004

080012f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b089      	sub	sp, #36	; 0x24
 80012f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012fe:	4b3d      	ldr	r3, [pc, #244]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001308:	4b3a      	ldr	r3, [pc, #232]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_RCC_GetSysClockFreq+0x34>
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	2b0c      	cmp	r3, #12
 800131c:	d121      	bne.n	8001362 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d11e      	bne.n	8001362 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001324:	4b33      	ldr	r3, [pc, #204]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0308 	and.w	r3, r3, #8
 800132c:	2b00      	cmp	r3, #0
 800132e:	d107      	bne.n	8001340 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001330:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001332:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001336:	0a1b      	lsrs	r3, r3, #8
 8001338:	f003 030f 	and.w	r3, r3, #15
 800133c:	61fb      	str	r3, [r7, #28]
 800133e:	e005      	b.n	800134c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001340:	4b2c      	ldr	r3, [pc, #176]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	f003 030f 	and.w	r3, r3, #15
 800134a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800134c:	4a2a      	ldr	r2, [pc, #168]	; (80013f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001354:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d10d      	bne.n	8001378 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001360:	e00a      	b.n	8001378 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	2b04      	cmp	r3, #4
 8001366:	d102      	bne.n	800136e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001368:	4b24      	ldr	r3, [pc, #144]	; (80013fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800136a:	61bb      	str	r3, [r7, #24]
 800136c:	e004      	b.n	8001378 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	2b08      	cmp	r3, #8
 8001372:	d101      	bne.n	8001378 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_RCC_GetSysClockFreq+0x110>)
 8001376:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	2b0c      	cmp	r3, #12
 800137c:	d133      	bne.n	80013e6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800137e:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2b02      	cmp	r3, #2
 800138c:	d002      	beq.n	8001394 <HAL_RCC_GetSysClockFreq+0xa4>
 800138e:	2b03      	cmp	r3, #3
 8001390:	d003      	beq.n	800139a <HAL_RCC_GetSysClockFreq+0xaa>
 8001392:	e005      	b.n	80013a0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001394:	4b19      	ldr	r3, [pc, #100]	; (80013fc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001396:	617b      	str	r3, [r7, #20]
      break;
 8001398:	e005      	b.n	80013a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800139a:	4b19      	ldr	r3, [pc, #100]	; (8001400 <HAL_RCC_GetSysClockFreq+0x110>)
 800139c:	617b      	str	r3, [r7, #20]
      break;
 800139e:	e002      	b.n	80013a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	617b      	str	r3, [r7, #20]
      break;
 80013a4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013a6:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	091b      	lsrs	r3, r3, #4
 80013ac:	f003 030f 	and.w	r3, r3, #15
 80013b0:	3301      	adds	r3, #1
 80013b2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80013b4:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	0a1b      	lsrs	r3, r3, #8
 80013ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	fb02 f203 	mul.w	r2, r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	0e5b      	lsrs	r3, r3, #25
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	3301      	adds	r3, #1
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013e4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80013e6:	69bb      	ldr	r3, [r7, #24]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3724      	adds	r7, #36	; 0x24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	40021000 	.word	0x40021000
 80013f8:	08001608 	.word	0x08001608
 80013fc:	00f42400 	.word	0x00f42400
 8001400:	007a1200 	.word	0x007a1200

08001404 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800140c:	2300      	movs	r3, #0
 800140e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001410:	4b27      	ldr	r3, [pc, #156]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800141c:	f7ff f952 	bl	80006c4 <HAL_PWREx_GetVoltageRange>
 8001420:	6178      	str	r0, [r7, #20]
 8001422:	e014      	b.n	800144e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	4b22      	ldr	r3, [pc, #136]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001428:	4a21      	ldr	r2, [pc, #132]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800142a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800142e:	6593      	str	r3, [r2, #88]	; 0x58
 8001430:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800143c:	f7ff f942 	bl	80006c4 <HAL_PWREx_GetVoltageRange>
 8001440:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001442:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001446:	4a1a      	ldr	r2, [pc, #104]	; (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001448:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800144c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001454:	d10b      	bne.n	800146e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b80      	cmp	r3, #128	; 0x80
 800145a:	d913      	bls.n	8001484 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2ba0      	cmp	r3, #160	; 0xa0
 8001460:	d902      	bls.n	8001468 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001462:	2302      	movs	r3, #2
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	e00d      	b.n	8001484 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001468:	2301      	movs	r3, #1
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	e00a      	b.n	8001484 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b7f      	cmp	r3, #127	; 0x7f
 8001472:	d902      	bls.n	800147a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001474:	2302      	movs	r3, #2
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	e004      	b.n	8001484 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b70      	cmp	r3, #112	; 0x70
 800147e:	d101      	bne.n	8001484 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001480:	2301      	movs	r3, #1
 8001482:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f023 020f 	bic.w	r2, r3, #15
 800148c:	4909      	ldr	r1, [pc, #36]	; (80014b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 030f 	and.w	r3, r3, #15
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d001      	beq.n	80014a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000
 80014b4:	40022000 	.word	0x40022000

080014b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80014be:	2300      	movs	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80014c2:	4b2d      	ldr	r3, [pc, #180]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d118      	bne.n	8001500 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80014ce:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d107      	bne.n	80014ea <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014da:	4b27      	ldr	r3, [pc, #156]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80014dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014e0:	0a1b      	lsrs	r3, r3, #8
 80014e2:	f003 030f 	and.w	r3, r3, #15
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	e005      	b.n	80014f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014ea:	4b23      	ldr	r3, [pc, #140]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	091b      	lsrs	r3, r3, #4
 80014f0:	f003 030f 	and.w	r3, r3, #15
 80014f4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80014f6:	4a21      	ldr	r2, [pc, #132]	; (800157c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fe:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001500:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	f003 0303 	and.w	r3, r3, #3
 8001508:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2b02      	cmp	r3, #2
 800150e:	d002      	beq.n	8001516 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8001510:	2b03      	cmp	r3, #3
 8001512:	d003      	beq.n	800151c <RCC_GetSysClockFreqFromPLLSource+0x64>
 8001514:	e005      	b.n	8001522 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001516:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001518:	613b      	str	r3, [r7, #16]
    break;
 800151a:	e005      	b.n	8001528 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800151e:	613b      	str	r3, [r7, #16]
    break;
 8001520:	e002      	b.n	8001528 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	613b      	str	r3, [r7, #16]
    break;
 8001526:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	3301      	adds	r3, #1
 8001534:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	0a1b      	lsrs	r3, r3, #8
 800153c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	fb02 f203 	mul.w	r2, r2, r3
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	0e5b      	lsrs	r3, r3, #25
 8001554:	f003 0303 	and.w	r3, r3, #3
 8001558:	3301      	adds	r3, #1
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	fbb2 f3f3 	udiv	r3, r2, r3
 8001566:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001568:	683b      	ldr	r3, [r7, #0]
}
 800156a:	4618      	mov	r0, r3
 800156c:	371c      	adds	r7, #28
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000
 800157c:	08001608 	.word	0x08001608
 8001580:	00f42400 	.word	0x00f42400
 8001584:	007a1200 	.word	0x007a1200

08001588 <__libc_init_array>:
 8001588:	b570      	push	{r4, r5, r6, lr}
 800158a:	4e0d      	ldr	r6, [pc, #52]	; (80015c0 <__libc_init_array+0x38>)
 800158c:	4c0d      	ldr	r4, [pc, #52]	; (80015c4 <__libc_init_array+0x3c>)
 800158e:	1ba4      	subs	r4, r4, r6
 8001590:	10a4      	asrs	r4, r4, #2
 8001592:	2500      	movs	r5, #0
 8001594:	42a5      	cmp	r5, r4
 8001596:	d109      	bne.n	80015ac <__libc_init_array+0x24>
 8001598:	4e0b      	ldr	r6, [pc, #44]	; (80015c8 <__libc_init_array+0x40>)
 800159a:	4c0c      	ldr	r4, [pc, #48]	; (80015cc <__libc_init_array+0x44>)
 800159c:	f000 f820 	bl	80015e0 <_init>
 80015a0:	1ba4      	subs	r4, r4, r6
 80015a2:	10a4      	asrs	r4, r4, #2
 80015a4:	2500      	movs	r5, #0
 80015a6:	42a5      	cmp	r5, r4
 80015a8:	d105      	bne.n	80015b6 <__libc_init_array+0x2e>
 80015aa:	bd70      	pop	{r4, r5, r6, pc}
 80015ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015b0:	4798      	blx	r3
 80015b2:	3501      	adds	r5, #1
 80015b4:	e7ee      	b.n	8001594 <__libc_init_array+0xc>
 80015b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015ba:	4798      	blx	r3
 80015bc:	3501      	adds	r5, #1
 80015be:	e7f2      	b.n	80015a6 <__libc_init_array+0x1e>
 80015c0:	08001638 	.word	0x08001638
 80015c4:	08001638 	.word	0x08001638
 80015c8:	08001638 	.word	0x08001638
 80015cc:	0800163c 	.word	0x0800163c

080015d0 <memset>:
 80015d0:	4402      	add	r2, r0
 80015d2:	4603      	mov	r3, r0
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d100      	bne.n	80015da <memset+0xa>
 80015d8:	4770      	bx	lr
 80015da:	f803 1b01 	strb.w	r1, [r3], #1
 80015de:	e7f9      	b.n	80015d4 <memset+0x4>

080015e0 <_init>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	bf00      	nop
 80015e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015e6:	bc08      	pop	{r3}
 80015e8:	469e      	mov	lr, r3
 80015ea:	4770      	bx	lr

080015ec <_fini>:
 80015ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ee:	bf00      	nop
 80015f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015f2:	bc08      	pop	{r3}
 80015f4:	469e      	mov	lr, r3
 80015f6:	4770      	bx	lr
