

================================================================
== Vivado HLS Report for 'copyToPS'
================================================================
* Date:           Thu Aug 23 23:48:19 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43227|  43227|  43227|  43227|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- copyToPSLoop_copyToPS_label2  |  43225|  43225|        27|          1|          1|  43200|    yes   |
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    324|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|   1465|   1165|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    129|
|Register         |        0|      -|    543|    192|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   2008|   1810|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      6|     12|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |parseEvents_mux_1cud_U45  |parseEvents_mux_1cud  |        0|      0|    0|   65|
    |parseEvents_urem_eOg_U42  |parseEvents_urem_eOg  |        0|      0|  195|  126|
    |parseEvents_urem_fYi_U43  |parseEvents_urem_fYi  |        0|      0|  635|  487|
    |parseEvents_urem_fYi_U44  |parseEvents_urem_fYi  |        0|      0|  635|  487|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 1465| 1165|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_506_p2                       |     *    |      0|  0|  51|           8|           9|
    |i_3_fu_404_p2                       |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next_fu_398_p2       |     +    |      0|  0|  23|          16|           1|
    |j_1_fu_497_p2                       |     +    |      0|  0|  15|           8|           1|
    |sum2_fu_480_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_18_fu_555_p2                    |     +    |      0|  0|  19|          14|          14|
    |tmp_17_fu_541_p2                    |     -    |      0|  0|  17|          13|          13|
    |tmp_mid1_fu_456_p2                  |     -    |      0|  0|  24|          17|          17|
    |tmp_s_fu_386_p2                     |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_392_p2          |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_410_p2                  |   icmp   |      0|  0|  11|           8|           6|
    |tmp_12_fu_625_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |tmp_14_fu_631_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_416_p3                    |  select  |      0|  0|   8|           1|           1|
    |tmp_mid2_fu_462_p3                  |  select  |      0|  0|  17|           1|          17|
    |tmp_mid2_v_fu_424_p3                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 324|         200|         163|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                 |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_344_p4               |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4  |   9|          2|   16|         32|
    |ap_sig_ioackin_m_axi_eventSlice_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_eventSlice_WREADY   |   9|          2|    1|          2|
    |eventSlice_blk_n_AW                      |   9|          2|    1|          2|
    |eventSlice_blk_n_B                       |   9|          2|    1|          2|
    |eventSlice_blk_n_W                       |   9|          2|    1|          2|
    |i_reg_340                                |   9|          2|    8|         16|
    |indvar_flatten_reg_328                   |   9|          2|   16|         32|
    |j_reg_351                                |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 129|         28|   64|        130|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_eventSlice_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_eventSlice_WREADY   |   1|   0|    1|          0|
    |eventSlice_addr_reg_665                  |  32|   0|   32|          0|
    |exitcond_flatten_reg_642                 |   1|   0|    1|          0|
    |i_reg_340                                |   8|   0|    8|          0|
    |indvar_flatten_next_reg_646              |  16|   0|   16|          0|
    |indvar_flatten_reg_328                   |  16|   0|   16|          0|
    |j_mid2_reg_652                           |   8|   0|    8|          0|
    |j_reg_351                                |   8|   0|    8|          0|
    |tmp_10_reg_676                           |   6|   0|    6|          0|
    |tmp_12_reg_771                           |   1|   0|    1|          0|
    |tmp_14_reg_775                           |   1|   0|    1|          0|
    |tmp_18_reg_681                           |  14|   0|   14|          0|
    |tmp_7_reg_766                            |   8|   0|    8|          0|
    |tmp_mid2_v_reg_658                       |   8|   0|    8|          0|
    |eventSlice_addr_reg_665                  |  64|  32|   32|          0|
    |exitcond_flatten_reg_642                 |  64|  32|    1|          0|
    |tmp_10_reg_676                           |  64|  32|    6|          0|
    |tmp_14_reg_775                           |  64|  32|    1|          0|
    |tmp_7_reg_766                            |  64|  32|    8|          0|
    |tmp_mid2_v_reg_658                       |  64|  32|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 543| 192|  215|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|m_axi_eventSlice_AWVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLEN     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WVALID    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WREADY    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WDATA     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WSTRB     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WLAST     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WID       | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WUSER     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLEN     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RDATA     |  in |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RLAST     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|eventSlice_offset          |  in |   32|   ap_none  | eventSlice_offset |    scalar    |
|glPLSlices_0_address0      | out |   13|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_0_ce0           | out |    1|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_0_q0            |  in |    8|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_1_address0      | out |   13|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_1_ce0           | out |    1|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_1_q0            |  in |    8|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_2_address0      | out |   13|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_2_ce0           | out |    1|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_2_q0            |  in |    8|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_3_address0      | out |   13|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_3_ce0           | out |    1|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_3_q0            |  in |    8|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_4_address0      | out |   13|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_4_ce0           | out |    1|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_4_q0            |  in |    8|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_5_address0      | out |   13|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_5_ce0           | out |    1|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_5_q0            |  in |    8|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_6_address0      | out |   13|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_6_ce0           | out |    1|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_6_q0            |  in |    8|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_7_address0      | out |   13|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_7_ce0           | out |    1|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_7_q0            |  in |    8|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_8_address0      | out |   13|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_8_ce0           | out |    1|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_8_q0            |  in |    8|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_9_address0      | out |   13|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_9_ce0           | out |    1|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_9_q0            |  in |    8|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_10_address0     | out |   13|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_10_ce0          | out |    1|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_10_q0           |  in |    8|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_11_address0     | out |   13|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_11_ce0          | out |    1|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_11_q0           |  in |    8|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_12_address0     | out |   13|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_12_ce0          | out |    1|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_12_q0           |  in |    8|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_13_address0     | out |   13|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_13_ce0          | out |    1|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_13_q0           |  in |    8|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_14_address0     | out |   13|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_14_ce0          | out |    1|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_14_q0           |  in |    8|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_15_address0     | out |   13|  ap_memory |   glPLSlices_15   |     array    |
|glPLSlices_15_ce0          | out |    1|  ap_memory |   glPLSlices_15   |     array    |
|glPLSlices_15_q0           |  in |    8|  ap_memory |   glPLSlices_15   |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

