{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634287770154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634287770158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:49:28 2021 " "Processing started: Fri Oct 15 16:49:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634287770158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287770158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_top -c lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_top -c lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287770159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634287775719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634287775721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-rtl " "Found design unit 1: generator-rtl" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848090 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_pkg_adc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_pkg_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_pkg_adc " "Found design unit 1: Programmable_FIR_via_Registers_pkg_adc" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_adc-rtl " "Found design unit 1: Programmable_FIR_via_Registers_adc-rtl" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_FIR_via_Registers_adc " "Found entity 1: Programmable_FIR_via_Registers_adc" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/discrete_fir_filter_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/discrete_fir_filter_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Discrete_FIR_Filter_adc-rtl " "Found design unit 1: Discrete_FIR_Filter_adc-rtl" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter_adc " "Found entity 1: Discrete_FIR_Filter_adc" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_registers_adc-rtl " "Found design unit 1: coeffs_registers_adc-rtl" {  } { { "../adc_module_for_top_design_2/coeffs_registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848188 ""} { "Info" "ISGN_ENTITY_NAME" "1 coeffs_registers_adc " "Found entity 1: coeffs_registers_adc" {  } { { "../adc_module_for_top_design_2/coeffs_registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848361 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634287848391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848510 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848510 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_6b92 " "Found entity 3: adc_qsys_altpll_sys_altpll_6b92" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848510 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/serialout/func_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/serialout/func_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_pack " "Found design unit 1: func_pack" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 func_pack-body " "Found design unit 2: func_pack-body" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_port-bhv " "Found design unit 1: in_port-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848573 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/uprog_sys.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/uprog_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uprog_sys-bhv " "Found design unit 1: uprog_sys-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uprog_sys_CON " "Found design unit 2: uprog_sys_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848602 ""} { "Info" "ISGN_ENTITY_NAME" "1 uprog_sys " "Found entity 1: uprog_sys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/rst_synch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/rst_synch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rst_synch_logic-rtl " "Found design unit 1: rst_synch_logic-rtl" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848621 ""} { "Info" "ISGN_ENTITY_NAME" "1 rst_synch_logic " "Found entity 1: rst_synch_logic" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/lab2_top.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_TOP-bhv " "Found design unit 1: LAB2_TOP-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LAB2_TOP_CON " "Found design unit 2: LAB2_TOP_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848641 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_TOP " "Found entity 1: LAB2_TOP" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_module.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_module-bhv " "Found design unit 1: in_module-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848659 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 in_module_CON " "Found design unit 2: in_module_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848659 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_module " "Found entity 1: in_module" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-bhv " "Found design unit 1: clk_div-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848675 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/adc_qsys_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/adc_qsys_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_qsys_interface-bhv " "Found design unit 1: adc_qsys_interface-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848702 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_interface " "Found entity 1: adc_qsys_interface" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/reg/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/reg/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-bhv " "Found design unit 1: reg-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848730 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_dac_ad5628.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_dac_ad5628.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_dac_ad5628-behavior " "Found design unit 1: pmod_dac_ad5628-behavior" {  } { { "pmod_dac_ad5628.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848748 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_dac_ad5628 " "Found entity 1: pmod_dac_ad5628" {  } { { "pmod_dac_ad5628.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848820 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/top/pmod_dac121s101/pmod_dac121s101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/pmod_dac121s101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_dac121S101-behavior " "Found design unit 1: pmod_dac121S101-behavior" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848840 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_dac121S101 " "Found entity 1: pmod_dac121S101" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/top/pmod_dac121s101/spi_master_dual_mosi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/spi_master_dual_mosi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_dual_mosi-logic " "Found design unit 1: spi_master_dual_mosi-logic" {  } { { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848862 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_dual_mosi " "Found entity 1: spi_master_dual_mosi" {  } { { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287848862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287848862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_top " "Elaborating entity \"lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634287849997 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ce_out lab2_top.vhd(79) " "VHDL Signal Declaration warning at lab2_top.vhd(79): used implicit default value for signal \"ce_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850006 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_out lab2_top.vhd(80) " "VHDL Signal Declaration warning at lab2_top.vhd(80): used implicit default value for signal \"filter_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850006 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out lab2_top.vhd(81) " "VHDL Signal Declaration warning at lab2_top.vhd(81): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850008 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mosi lab2_top.vhd(84) " "VHDL Signal Declaration warning at lab2_top.vhd(84): used implicit default value for signal \"mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850009 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_strb lab2_top.vhd(97) " "VHDL Signal Declaration warning at lab2_top.vhd(97): used implicit default value for signal \"in_strb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850009 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_done lab2_top.vhd(368) " "VHDL Signal Declaration warning at lab2_top.vhd(368): used implicit default value for signal \"out_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 368 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850010 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_strb lab2_top.vhd(373) " "VHDL Signal Declaration warning at lab2_top.vhd(373): used implicit default value for signal \"out_strb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 373 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850010 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_chnl_out lab2_top.vhd(384) " "Verilog HDL or VHDL warning at lab2_top.vhd(384): object \"adc_chnl_out\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850010 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DOUT_data lab2_top.vhd(408) " "VHDL Signal Declaration warning at lab2_top.vhd(408): used implicit default value for signal \"DOUT_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 408 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850011 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data_out_1 lab2_top.vhd(412) " "Verilog HDL or VHDL warning at lab2_top.vhd(412): object \"reg_data_out_1\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850011 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_data_in lab2_top.vhd(425) " "Verilog HDL or VHDL warning at lab2_top.vhd(425): object \"dac_data_in\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850012 "|lab2_top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin filter_out 1 15 " "Ignored chip_pin synthesis attribute for port \"filter_out\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 15 bit(s)" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1634287850012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch_logic rst_synch_logic:RSTSYNCH " "Elaborating entity \"rst_synch_logic\" for hierarchy \"rst_synch_logic:RSTSYNCH\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "RSTSYNCH" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLKDIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLKDIV\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "CLKDIV" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_dac121S101 pmod_dac121S101:dac_connection " "Elaborating entity \"pmod_dac121S101\" for hierarchy \"pmod_dac121S101:dac_connection\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "dac_connection" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_dual_mosi pmod_dac121S101:dac_connection\|spi_master_dual_mosi:spi_master_dual_mosi_0 " "Elaborating entity \"spi_master_dual_mosi\" for hierarchy \"pmod_dac121S101:dac_connection\|spi_master_dual_mosi:spi_master_dual_mosi_0\"" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "spi_master_dual_mosi_0" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:ADCREG " "Elaborating entity \"reg\" for hierarchy \"reg:ADCREG\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "ADCREG" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_module in_module:MY_INPUT " "Elaborating entity \"in_module\" for hierarchy \"in_module:MY_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "MY_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850154 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_data_sim_busy in_module.vhd(52) " "VHDL Signal Declaration warning at in_module.vhd(52): used implicit default value for signal \"adc_data_sim_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850163 "|lab2_top|in_module:MY_INPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_data_sim in_module.vhd(53) " "VHDL Signal Declaration warning at in_module.vhd(53): used implicit default value for signal \"adc_data_sim\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850164 "|lab2_top|in_module:MY_INPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CHAN_CONV_SIM in_module.vhd(60) " "VHDL Signal Declaration warning at in_module.vhd(60): used implicit default value for signal \"ADC_CHAN_CONV_SIM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287850164 "|lab2_top|in_module:MY_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_interface in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT " "Elaborating entity \"adc_qsys_interface\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "ADC_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRIDGE_CLK adc_qsys_interface.vhd(93) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(93): object \"BRIDGE_CLK\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850179 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_0_response_startofpacket adc_qsys_interface.vhd(102) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(102): object \"ADC_0_response_startofpacket\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850179 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_0_response_endofpacket adc_qsys_interface.vhd(103) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(103): object \"ADC_0_response_endofpacket\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850180 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT " "Elaborating entity \"adc_qsys\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "ADC_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_6b92 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_6b92\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634287850454 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287850695 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287850695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287850740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287852845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287852854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287852855 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287852855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287853409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287853409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287853410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287853640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287853640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287853646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287853805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287853805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287853810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287854300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287854300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287854308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287854880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287854880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287854887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287855379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programmable_FIR_via_Registers_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers " "Elaborating entity \"Programmable_FIR_via_Registers_adc\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "u_Programmable_FIR_via_Registers" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "coeffs_registers_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_registers_adc:u_coeffs_registers A:rtl " "Elaborating entity \"coeffs_registers_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_registers_adc:u_coeffs_registers\"" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "u_coeffs_registers" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Discrete_FIR_Filter_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter A:rtl " "Elaborating entity \"Discrete_FIR_Filter_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\"" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "u_Discrete_FIR_Filter" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:generator_connection " "Elaborating entity \"generator\" for hierarchy \"generator:generator_connection\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "generator_connection" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287855695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enb_gen generator.vhd(57) " "VHDL Process Statement warning at generator.vhd(57): signal \"enb_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855721 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter generator.vhd(58) " "VHDL Process Statement warning at generator.vhd(58): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855721 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(59) " "VHDL Process Statement warning at generator.vhd(59): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855723 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter generator.vhd(60) " "VHDL Process Statement warning at generator.vhd(60): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855724 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter generator.vhd(64) " "VHDL Process Statement warning at generator.vhd(64): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855725 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(65) " "VHDL Process Statement warning at generator.vhd(65): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855728 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(66) " "VHDL Process Statement warning at generator.vhd(66): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855729 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(67) " "VHDL Process Statement warning at generator.vhd(67): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855730 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(68) " "VHDL Process Statement warning at generator.vhd(68): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855731 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(69) " "VHDL Process Statement warning at generator.vhd(69): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855732 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(70) " "VHDL Process Statement warning at generator.vhd(70): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855732 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coeffs generator.vhd(71) " "VHDL Process Statement warning at generator.vhd(71): signal \"coeffs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855733 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter generator.vhd(75) " "VHDL Process Statement warning at generator.vhd(75): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855735 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter generator.vhd(76) " "VHDL Process Statement warning at generator.vhd(76): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634287855736 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter generator.vhd(52) " "VHDL Process Statement warning at generator.vhd(52): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634287855742 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "coeffs_single_out generator.vhd(52) " "VHDL Process Statement warning at generator.vhd(52): inferring latch(es) for signal or variable \"coeffs_single_out\", which holds its previous value in one or more paths through the process" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634287855744 "|lab2_top|generator:generator_connection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_address_gen generator.vhd(52) " "VHDL Process Statement warning at generator.vhd(52): inferring latch(es) for signal or variable \"write_address_gen\", which holds its previous value in one or more paths through the process" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634287855745 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[0\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[0\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855752 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[1\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[1\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855753 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[2\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[2\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855754 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[3\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[3\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855754 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[4\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[4\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855755 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[5\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[5\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855756 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[6\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[6\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855757 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_address_gen\[7\] generator.vhd(52) " "Inferred latch for \"write_address_gen\[7\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855758 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[0\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[0\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855759 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[1\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[1\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855760 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[2\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[2\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855760 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[3\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[3\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855761 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[4\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[4\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855762 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[5\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[5\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855763 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[6\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[6\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855764 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[7\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[7\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855765 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[8\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[8\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855766 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[9\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[9\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855778 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[10\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[10\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855780 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[11\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[11\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855781 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[12\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[12\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855782 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffs_single_out\[13\] generator.vhd(52) " "Inferred latch for \"coeffs_single_out\[13\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855783 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] generator.vhd(52) " "Inferred latch for \"counter\[0\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855785 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] generator.vhd(52) " "Inferred latch for \"counter\[1\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855786 "|lab2_top|generator:generator_connection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] generator.vhd(52) " "Inferred latch for \"counter\[2\]\" at generator.vhd(52)" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287855787 "|lab2_top|generator:generator_connection"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287859344 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634287859344 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634287859344 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult6\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult6" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult5\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult5" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult4\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult4" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 500 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult3\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult3" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 481 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult2\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult2" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 462 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult0\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult0" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 438 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult1\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult1" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 448 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287872729 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634287872729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287873234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6 " "Instantiated megafunction \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287873235 ""}  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287873235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287873726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287873726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[0\] " "Latch generator:generator_connection\|coeffs_single_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876879 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[1\] " "Latch generator:generator_connection\|coeffs_single_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876881 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[2\] " "Latch generator:generator_connection\|coeffs_single_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876882 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[3\] " "Latch generator:generator_connection\|coeffs_single_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876883 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[4\] " "Latch generator:generator_connection\|coeffs_single_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876884 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[5\] " "Latch generator:generator_connection\|coeffs_single_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876885 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[6\] " "Latch generator:generator_connection\|coeffs_single_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876886 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[7\] " "Latch generator:generator_connection\|coeffs_single_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876888 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[8\] " "Latch generator:generator_connection\|coeffs_single_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876889 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[9\] " "Latch generator:generator_connection\|coeffs_single_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876890 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[10\] " "Latch generator:generator_connection\|coeffs_single_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876891 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[11\] " "Latch generator:generator_connection\|coeffs_single_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876893 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[12\] " "Latch generator:generator_connection\|coeffs_single_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876894 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generator:generator_connection\|coeffs_single_out\[13\] " "Latch generator:generator_connection\|coeffs_single_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Ports D and ENA on the latch are fed by the same signal in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634287876896 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634287876896 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 36 -1 0 } } { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 69 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 48 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634287876976 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634287876976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRIG_OUT GND " "Pin \"TRIG_OUT\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|TRIG_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRAME_SYNC GND " "Pin \"FRAME_SYNC\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|FRAME_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE1 VCC " "Pin \"SENSE1\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|SENSE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE3 GND " "Pin \"SENSE3\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|SENSE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE4 GND " "Pin \"SENSE4\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|SENSE4"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_out GND " "Pin \"ce_out\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|ce_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[0\] GND " "Pin \"filter_out\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[1\] GND " "Pin \"filter_out\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[2\] GND " "Pin \"filter_out\[2\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[3\] GND " "Pin \"filter_out\[3\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[4\] GND " "Pin \"filter_out\[4\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[5\] GND " "Pin \"filter_out\[5\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[6\] GND " "Pin \"filter_out\[6\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[7\] GND " "Pin \"filter_out\[7\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[8\] GND " "Pin \"filter_out\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[9\] GND " "Pin \"filter_out\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[10\] GND " "Pin \"filter_out\[10\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[11\] GND " "Pin \"filter_out\[11\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[12\] GND " "Pin \"filter_out\[12\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[13\] GND " "Pin \"filter_out\[13\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[14\] GND " "Pin \"filter_out\[14\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|filter_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[0\] GND " "Pin \"reg_data_out\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[1\] GND " "Pin \"reg_data_out\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[2\] GND " "Pin \"reg_data_out\[2\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[3\] GND " "Pin \"reg_data_out\[3\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[4\] GND " "Pin \"reg_data_out\[4\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[5\] GND " "Pin \"reg_data_out\[5\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[6\] GND " "Pin \"reg_data_out\[6\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[7\] GND " "Pin \"reg_data_out\[7\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[8\] GND " "Pin \"reg_data_out\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[9\] GND " "Pin \"reg_data_out\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[10\] GND " "Pin \"reg_data_out\[10\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[11\] GND " "Pin \"reg_data_out\[11\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|reg_data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[0\] GND " "Pin \"displays_7seg\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[1\] GND " "Pin \"displays_7seg\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[3\] VCC " "Pin \"displays_7seg\[3\]\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[8\] GND " "Pin \"displays_7seg\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[9\] GND " "Pin \"displays_7seg\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[13\] VCC " "Pin \"displays_7seg\[13\]\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|displays_7seg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_strb GND " "Pin \"in_strb\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634287880361 "|LAB2_TOP|in_strb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634287880361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634287881377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287889996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg " "Generated suppressed messages file C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287891193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634287893674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287893674 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "single_step_in " "No output dependent on input pin \"single_step_in\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|single_step_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "one_step_in " "No output dependent on input pin \"one_step_in\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|one_step_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[0\] " "No output dependent on input pin \"nosin\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[1\] " "No output dependent on input pin \"nosin\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[2\] " "No output dependent on input pin \"nosin\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[3\] " "No output dependent on input pin \"nosin\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[4\] " "No output dependent on input pin \"nosin\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[5\] " "No output dependent on input pin \"nosin\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[6\] " "No output dependent on input pin \"nosin\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|nosin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "internalSource " "No output dependent on input pin \"internalSource\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|internalSource"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "strb_nos " "No output dependent on input pin \"strb_nos\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|strb_nos"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_enable " "No output dependent on input pin \"clk_enable\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|clk_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[0\] " "No output dependent on input pin \"coeffs_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[1\] " "No output dependent on input pin \"coeffs_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[2\] " "No output dependent on input pin \"coeffs_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[3\] " "No output dependent on input pin \"coeffs_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[4\] " "No output dependent on input pin \"coeffs_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[5\] " "No output dependent on input pin \"coeffs_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[6\] " "No output dependent on input pin \"coeffs_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[7\] " "No output dependent on input pin \"coeffs_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[8\] " "No output dependent on input pin \"coeffs_in\[8\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[9\] " "No output dependent on input pin \"coeffs_in\[9\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[10\] " "No output dependent on input pin \"coeffs_in\[10\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[11\] " "No output dependent on input pin \"coeffs_in\[11\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[12\] " "No output dependent on input pin \"coeffs_in\[12\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[13\] " "No output dependent on input pin \"coeffs_in\[13\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|coeffs_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[0\] " "No output dependent on input pin \"write_address\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[1\] " "No output dependent on input pin \"write_address\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[2\] " "No output dependent on input pin \"write_address\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[3\] " "No output dependent on input pin \"write_address\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[4\] " "No output dependent on input pin \"write_address\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[5\] " "No output dependent on input pin \"write_address\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[6\] " "No output dependent on input pin \"write_address\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[7\] " "No output dependent on input pin \"write_address\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_done " "No output dependent on input pin \"write_done\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|write_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[0\] " "No output dependent on input pin \"filter_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[1\] " "No output dependent on input pin \"filter_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[2\] " "No output dependent on input pin \"filter_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[3\] " "No output dependent on input pin \"filter_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[4\] " "No output dependent on input pin \"filter_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[5\] " "No output dependent on input pin \"filter_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[6\] " "No output dependent on input pin \"filter_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[7\] " "No output dependent on input pin \"filter_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[8\] " "No output dependent on input pin \"filter_in\[8\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[9\] " "No output dependent on input pin \"filter_in\[9\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[10\] " "No output dependent on input pin \"filter_in\[10\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[11\] " "No output dependent on input pin \"filter_in\[11\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[12\] " "No output dependent on input pin \"filter_in\[12\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[13\] " "No output dependent on input pin \"filter_in\[13\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|filter_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[0\] " "No output dependent on input pin \"switch_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[1\] " "No output dependent on input pin \"switch_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[2\] " "No output dependent on input pin \"switch_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[3\] " "No output dependent on input pin \"switch_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[4\] " "No output dependent on input pin \"switch_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[5\] " "No output dependent on input pin \"switch_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[6\] " "No output dependent on input pin \"switch_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[7\] " "No output dependent on input pin \"switch_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287895036 "|LAB2_TOP|switch_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634287895036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1304 " "Implemented 1304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634287895277 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634287895277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1158 " "Implemented 1158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634287895277 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1634287895277 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1634287895277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634287895277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634287895461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:51:35 2021 " "Processing ended: Fri Oct 15 16:51:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634287895461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634287895461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634287895461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287895461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634287904338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634287904343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:51:39 2021 " "Processing started: Fri Oct 15 16:51:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634287904343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634287904343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2_top -c lab2_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2_top -c lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634287904345 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634287905573 ""}
{ "Info" "0" "" "Project  = lab2_top" {  } {  } 0 0 "Project  = lab2_top" 0 0 "Fitter" 0 0 1634287905579 ""}
{ "Info" "0" "" "Revision = lab2_top" {  } {  } 0 0 "Revision = lab2_top" 0 0 "Fitter" 0 0 1634287905579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634287906675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634287906680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab2_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634287906841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634287907220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634287907220 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1634287907861 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1634287907861 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1634287907861 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634287909214 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634287909307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634287911249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634287911249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911288 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634287911288 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634287911295 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634287911295 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634287911295 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634287911295 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634287911309 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634287911309 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634287911341 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 130 " "No exact pin location assignment(s) for 94 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634287916204 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1634287922495 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634287922506 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634287922506 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1634287922506 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634287922567 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634287922582 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634287922582 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1634287922582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1634287922582 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634287922586 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634287922624 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "generator_connection\|counter\[0\]~0\|combout " "Node \"generator_connection\|counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287922804 ""} { "Warning" "WSTA_SCC_NODE" "generator_connection\|counter\[0\]~0\|datad " "Node \"generator_connection\|counter\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287922804 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634287922804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_synch_logic:RSTSYNCH\|synchClk " "Node: rst_synch_logic:RSTSYNCH\|synchClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|coeffs_single_out\[1\] rst_synch_logic:RSTSYNCH\|synchClk " "Latch generator:generator_connection\|coeffs_single_out\[1\] is being clocked by rst_synch_logic:RSTSYNCH\|synchClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634287922814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634287922814 "|LAB2_TOP|rst_synch_logic:RSTSYNCH|synchClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Node: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|counter\[1\] in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Latch generator:generator_connection\|counter\[1\] is being clocked by in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634287922815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634287922815 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634287922826 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1634287922826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634287922877 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1634287922892 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 clk_div:CLKDIV\|int_clk " "  80.000 clk_div:CLKDIV\|int_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_in " "  20.000       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  40.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\] " " 100.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634287922902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1634287922902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634287924483 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634287924483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634287924484 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634287924484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "generator:generator_connection\|write_address_gen\[7\]~0  " "Automatically promoted node generator:generator_connection\|write_address_gen\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634287924485 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634287924485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid  " "Automatically promoted node in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|Selector3~0 " "Destination node in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|Selector3~0" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|ADC_DATA_TEMP\[0\]~0 " "Destination node in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|ADC_DATA_TEMP\[0\]~0" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pmod_dac121S101:dac_connection\|Selector0~0 " "Destination node pmod_dac121S101:dac_connection\|Selector0~0" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|Selector1~0 " "Destination node in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|Selector1~0" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pmod_dac121S101:dac_connection\|Selector14~4 " "Destination node pmod_dac121S101:dac_connection\|Selector14~4" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[0\] " "Destination node Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[0\]" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[1\] " "Destination node Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[1\]" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[2\] " "Destination node Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[2\]" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[3\] " "Destination node Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[3\]" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[4\] " "Destination node Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_shadow\[0\]\[4\]" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634287924485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634287924485 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634287924485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_synch_logic:RSTSYNCH\|synchClk  " "Automatically promoted node rst_synch_logic:RSTSYNCH\|synchClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634287924492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "generator:generator_connection\|write_address_gen\[7\]~0 " "Destination node generator:generator_connection\|write_address_gen\[7\]~0" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "generator:generator_connection\|counter\[0\]~0 " "Destination node generator:generator_connection\|counter\[0\]~0" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "generator:generator_connection\|counter\[2\] " "Destination node generator:generator_connection\|counter\[2\]" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "generator:generator_connection\|counter\[1\] " "Destination node generator:generator_connection\|counter\[1\]" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634287924492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634287924492 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634287924492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634287929057 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634287929087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634287929087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634287929165 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634287929201 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634287929275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634287930212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "170 Embedded multiplier block " "Packed 170 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1634287930244 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "60 " "Created 60 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1634287930244 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634287930244 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 2.5V 57 37 0 " "Number of I/O pins in group: 94 (unused VREF, 2.5V VCCIO, 57 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1634287930690 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1634287930690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1634287930690 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 58 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 26 26 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634287930698 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1634287930698 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1634287930698 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634287934786 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634287934862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634287946856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634287948930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634287949201 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634288037511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634288037512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634288045751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634288062121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634288062121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634288075201 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634288075201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634288075220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.89 " "Total time spent on timing analysis during the Fitter is 8.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634288076783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634288076986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634288082936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634288082945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634288091952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634288099524 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_in\[1\] " "Pin coeffs_in\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { coeffs_in[1] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108599 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[7\] " "Pin write_address\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { write_address[7] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108615 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[12\] " "Pin filter_in\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_in[12] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "reg_data_out\[4\] " "Pin reg_data_out\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reg_data_out[4] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108618 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "TRIG_OUT " "Pin TRIG_OUT is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TRIG_OUT } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108620 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_out\[0\] " "Pin filter_out\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_out[0] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108621 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_out\[7\] " "Pin filter_out\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_out[7] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108630 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[1\] " "Pin write_address\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { write_address[1] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108630 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[5\] " "Pin write_address\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { write_address[5] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108632 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[5\] " "Pin filter_in\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_in[5] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108633 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "switch_in\[4\] " "Pin switch_in\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch_in[4] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108638 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "switch_in\[6\] " "Pin switch_in\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch_in[6] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108653 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "in_strb " "Pin in_strb is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { in_strb } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108654 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_in\[6\] " "Pin coeffs_in\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { coeffs_in[6] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108654 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_enable " "Pin write_enable is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { write_enable } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108654 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[8\] " "Pin filter_in\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_in[8] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108654 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "switch_in\[5\] " "Pin switch_in\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch_in[5] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108655 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_out\[1\] " "Pin filter_out\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_out[1] } } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634288108655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.fit.smsg " "Generated suppressed messages file C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634288109502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5571 " "Peak virtual memory: 5571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634288113596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:55:13 2021 " "Processing ended: Fri Oct 15 16:55:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634288113596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634288113596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634288113596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634288113596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634288118175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634288118185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:55:17 2021 " "Processing started: Fri Oct 15 16:55:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634288118185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634288118185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2_top -c lab2_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2_top -c lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634288118185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634288122010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634288135861 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634288136726 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.sopcinfo " "The file, C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1634288137117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634288142595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:55:42 2021 " "Processing ended: Fri Oct 15 16:55:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634288142595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634288142595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634288142595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634288142595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634288144134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634288151675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634288151682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:55:47 2021 " "Processing started: Fri Oct 15 16:55:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634288151682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634288151682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2_top -c lab2_top " "Command: quartus_sta lab2_top -c lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634288151684 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634288152895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634288155466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634288155467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288155857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288155858 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1634288158084 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634288158663 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634288158663 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1634288158663 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1634288158719 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634288158751 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634288158751 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288158751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1634288158756 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1634288158798 ""}
{ "Info" "ISTA_SDC_FOUND" "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1634288158841 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "generator_connection\|counter\[0\]~0\|combout " "Node \"generator_connection\|counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288159042 ""} { "Warning" "WSTA_SCC_NODE" "generator_connection\|counter\[0\]~0\|datad " "Node \"generator_connection\|counter\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288159042 ""}  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1634288159042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_synch_logic:RSTSYNCH\|synchClk " "Node: rst_synch_logic:RSTSYNCH\|synchClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|write_address_gen\[2\] rst_synch_logic:RSTSYNCH\|synchClk " "Latch generator:generator_connection\|write_address_gen\[2\] is being clocked by rst_synch_logic:RSTSYNCH\|synchClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288159084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288159084 "|LAB2_TOP|rst_synch_logic:RSTSYNCH|synchClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Node: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|counter\[1\] in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Latch generator:generator_connection\|counter\[1\] is being clocked by in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288159085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288159085 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634288159150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1634288159150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288159156 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634288159158 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634288159278 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1634288159443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634288159627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.384 " "Worst-case setup slack is -7.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.384             -87.248 clk_in  " "   -7.384             -87.248 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 clk_div:CLKDIV\|int_clk  " "    9.314               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.423               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   10.423               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288159671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_in  " "    0.341               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.424               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 clk_div:CLKDIV\|int_clk  " "    0.458               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288159718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.248 " "Worst-case recovery slack is 7.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.248               0.000 clk_in  " "    7.248               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.666               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   37.666               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288159834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.064               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.557               0.000 clk_in  " "    4.557               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288159944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.454 " "Worst-case minimum pulse width slack is 9.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.454               0.000 clk_in  " "    9.454               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.721               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.721               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.707               0.000 clk_div:CLKDIV\|int_clk  " "   39.707               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.575               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288159969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288159969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.607 ns " "Worst Case Available Settling Time: 18.607 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288160170 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288160170 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634288160219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634288160437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634288170200 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_synch_logic:RSTSYNCH\|synchClk " "Node: rst_synch_logic:RSTSYNCH\|synchClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|write_address_gen\[2\] rst_synch_logic:RSTSYNCH\|synchClk " "Latch generator:generator_connection\|write_address_gen\[2\] is being clocked by rst_synch_logic:RSTSYNCH\|synchClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288171099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288171099 "|LAB2_TOP|rst_synch_logic:RSTSYNCH|synchClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Node: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|counter\[1\] in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Latch generator:generator_connection\|counter\[1\] is being clocked by in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288171100 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288171100 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634288171113 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1634288171113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288171124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634288171435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.806 " "Worst-case setup slack is -4.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.806             -56.485 clk_in  " "   -4.806             -56.485 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.384               0.000 clk_div:CLKDIV\|int_clk  " "    9.384               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.426               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   11.426               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288171460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_in  " "    0.305               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.343               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk_div:CLKDIV\|int_clk  " "    0.418               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288171547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.449 " "Worst-case recovery slack is 7.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.449               0.000 clk_in  " "    7.449               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.780               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   37.780               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288171643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.941 " "Worst-case removal slack is 0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.941               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.101               0.000 clk_in  " "    4.101               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288171781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.486 " "Worst-case minimum pulse width slack is 9.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.486               0.000 clk_in  " "    9.486               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.707               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.730               0.000 clk_div:CLKDIV\|int_clk  " "   39.730               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.631               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288171855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288171855 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.702 ns " "Worst Case Available Settling Time: 18.702 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288171988 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288171988 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634288172055 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_synch_logic:RSTSYNCH\|synchClk " "Node: rst_synch_logic:RSTSYNCH\|synchClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|write_address_gen\[2\] rst_synch_logic:RSTSYNCH\|synchClk " "Latch generator:generator_connection\|write_address_gen\[2\] is being clocked by rst_synch_logic:RSTSYNCH\|synchClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288173503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288173503 "|LAB2_TOP|rst_synch_logic:RSTSYNCH|synchClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Node: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch generator:generator_connection\|counter\[1\] in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid " "Latch generator:generator_connection\|counter\[1\] is being clocked by in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|rsp_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634288173505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634288173505 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: MY_INPUT\|ADC_INPUT\|ADC_INPUT\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634288173519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1634288173519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288173533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.583 " "Worst-case setup slack is 8.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.583               0.000 clk_in  " "    8.583               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.354               0.000 clk_div:CLKDIV\|int_clk  " "    9.354               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.744               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   15.744               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288173642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_in  " "    0.148               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk_div:CLKDIV\|int_clk  " "    0.175               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.210               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288173769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.330 " "Worst-case recovery slack is 8.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.330               0.000 clk_in  " "    8.330               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.924               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   38.924               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288173864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.488               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.088               0.000 clk_in  " "    2.088               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288173969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.443 " "Worst-case minimum pulse width slack is 9.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.443               0.000 clk_in  " "    9.443               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.775               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.775               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.735               0.000 clk_div:CLKDIV\|int_clk  " "   39.735               0.000 clk_div:CLKDIV\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.903               0.000 MY_INPUT\|ADC_INPUT\|ADC_INPUT\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634288173985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634288173985 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.308 ns " "Worst Case Available Settling Time: 19.308 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634288174164 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634288174164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634288182617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634288182619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634288183217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:56:23 2021 " "Processing ended: Fri Oct 15 16:56:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634288183217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634288183217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634288183217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634288183217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 223 s " "Quartus Prime Full Compilation was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634288184796 ""}
