# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:08 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] \
 outs_valid index[0] index[1] index_valid

.latch       n126 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n131 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n136 control.tehb.dataReg[0]  0
.latch       n141 control.tehb.dataReg[1]  0
.latch       n146 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n79
01 1
.names control.tehb.control.fullReg new_n79 ins_ready[1]
01 1
.names ins_valid[0] new_n79 new_n81
00 1
.names ins_valid[2] new_n81 new_n82
11 1
.names control.tehb.control.fullReg new_n82 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n84
11 1
.names ins_ready[2] new_n84 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n86
11 1
.names ins_ready[1] new_n86 index[0]
00 0
.names ins[0] index[0] new_n88
10 1
.names ins[12] index[0] new_n89
11 1
.names new_n88 new_n89 new_n90
00 1
.names index[1] new_n90 new_n91
00 1
.names index[1] index[0] new_n92
10 1
.names ins[24] new_n92 new_n93
11 1
.names new_n91 new_n93 outs[0]
00 0
.names ins[1] index[0] new_n95
10 1
.names ins[13] index[0] new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names index[1] new_n97 new_n98
00 1
.names ins[25] new_n92 new_n99
11 1
.names new_n98 new_n99 outs[1]
00 0
.names ins[2] index[0] new_n101
10 1
.names ins[14] index[0] new_n102
11 1
.names new_n101 new_n102 new_n103
00 1
.names index[1] new_n103 new_n104
00 1
.names ins[26] new_n92 new_n105
11 1
.names new_n104 new_n105 outs[2]
00 0
.names ins[3] index[0] new_n107
10 1
.names ins[15] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names index[1] new_n109 new_n110
00 1
.names ins[27] new_n92 new_n111
11 1
.names new_n110 new_n111 outs[3]
00 0
.names ins[4] index[0] new_n113
10 1
.names ins[16] index[0] new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names index[1] new_n115 new_n116
00 1
.names ins[28] new_n92 new_n117
11 1
.names new_n116 new_n117 outs[4]
00 0
.names ins[5] index[0] new_n119
10 1
.names ins[17] index[0] new_n120
11 1
.names new_n119 new_n120 new_n121
00 1
.names index[1] new_n121 new_n122
00 1
.names ins[29] new_n92 new_n123
11 1
.names new_n122 new_n123 outs[5]
00 0
.names ins[6] index[0] new_n125
10 1
.names ins[18] index[0] new_n126_1
11 1
.names new_n125 new_n126_1 new_n127
00 1
.names index[1] new_n127 new_n128
00 1
.names ins[30] new_n92 new_n129
11 1
.names new_n128 new_n129 outs[6]
00 0
.names ins[7] index[0] new_n131_1
10 1
.names ins[19] index[0] new_n132
11 1
.names new_n131_1 new_n132 new_n133
00 1
.names index[1] new_n133 new_n134
00 1
.names ins[31] new_n92 new_n135
11 1
.names new_n134 new_n135 outs[7]
00 0
.names ins[32] new_n92 new_n137
11 1
.names ins[8] index[0] new_n138
10 1
.names ins[20] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names index[1] new_n140 new_n141_1
00 1
.names new_n137 new_n141_1 outs[8]
00 0
.names ins[33] new_n92 new_n143
11 1
.names ins[9] index[0] new_n144
10 1
.names ins[21] index[0] new_n145
11 1
.names new_n144 new_n145 new_n146_1
00 1
.names index[1] new_n146_1 new_n147
00 1
.names new_n143 new_n147 outs[9]
00 0
.names ins[34] new_n92 new_n149
11 1
.names ins[10] index[0] new_n150
10 1
.names ins[22] index[0] new_n151
11 1
.names new_n150 new_n151 new_n152
00 1
.names index[1] new_n152 new_n153
00 1
.names new_n149 new_n153 outs[10]
00 0
.names ins[35] new_n92 new_n155
11 1
.names ins[11] index[0] new_n156
10 1
.names ins[23] index[0] new_n157
11 1
.names new_n156 new_n157 new_n158
00 1
.names index[1] new_n158 new_n159
00 1
.names new_n155 new_n159 outs[11]
00 0
.names new_n81 new_n82 new_n161
00 1
.names new_n82 new_n161 new_n162
00 1
.names control.tehb.control.fullReg new_n162 new_n163
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n163 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n163 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n166
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n167
01 1
.names new_n166 new_n167 new_n168
00 1
.names rst new_n168 new_n169
00 1
.names new_n163 new_n169 n146
01 1
.names new_n166 n146 n126
01 0
.names new_n167 n146 n131
01 0
.names control.tehb.control.fullReg new_n168 new_n173
00 1
.names new_n162 new_n173 new_n174
01 1
.names control.tehb.dataReg[0] new_n174 new_n175
10 1
.names new_n79 new_n174 new_n176
11 1
.names new_n175 new_n176 new_n177
00 1
.names rst new_n177 n136
00 1
.names control.tehb.dataReg[1] new_n174 new_n179
10 1
.names new_n82 new_n174 new_n180
11 1
.names new_n179 new_n180 new_n181
00 1
.names rst new_n181 n141
00 1
.end
