Starting process: Module

Starting process: 

SCUBA, Version Diamond_1.2_Production (92)
Thu Jun  7 09:50:09 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.2/ispfpga/bin/lin/scuba -w -n add_sub_32_with_outreg -lang verilog -synth synplify -bus_exp 7 -bb -arch mg5a00 -type mgaddsub -add_sub -width 32 -signed -overflow -output_reg -enable -pipeline 0 -e 
    Circuit name     : add_sub_32_with_outreg
    Module type      : addsub
    Module Version   : 3.1
    Width            : 32
    Ports            : 
	Inputs       : DataA[31:0], DataB[31:0], Add_Sub, Clock, Reset, ClockEn
	Outputs      : Result[31:0], Overflow
    I/O buffer       : not inserted
    Representation   : signed number
    EDIF output      : suppressed
    Verilog output   : add_sub_32_with_outreg.v
    Verilog template : add_sub_32_with_outreg_tmpl.v
    Verilog testbench: tb_add_sub_32_with_outreg_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : add_sub_32_with_outreg.srp
    Estimated Resource Usage:
            LUT : 40
            Reg : 34

END   SCUBA Module Synthesis

File: add_sub_32_with_outreg.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


