--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6138 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.462ns.
--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_26 (SLICE_X65Y48.G4), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_11 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.462ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_11 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y4.XQ       Tcko                  0.591   U9/counter<11>
                                                       U9/counter_11
    SLICE_X53Y4.G4       net (fanout=3)        1.284   U9/counter<11>
    SLICE_X53Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.G4      net (fanout=32)       2.699   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      9.462ns (3.773ns logic, 5.689ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_8 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.217ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_8 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y1.YQ       Tcko                  0.587   U9/counter<9>
                                                       U9/counter_8
    SLICE_X53Y3.G4       net (fanout=3)        0.925   U9/counter<8>
    SLICE_X53Y3.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<3>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<3>_INV_0
                                                       U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<4>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.G4      net (fanout=32)       2.699   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      9.217ns (3.887ns logic, 5.330ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_15 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.166ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_15 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y7.XQ       Tcko                  0.592   U9/counter<15>
                                                       U9/counter_15
    SLICE_X53Y5.F3       net (fanout=3)        0.944   U9/counter<15>
    SLICE_X53Y5.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.G4      net (fanout=32)       2.699   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      9.166ns (3.817ns logic, 5.349ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_27 (SLICE_X65Y48.F4), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_11 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_11 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y4.XQ       Tcko                  0.591   U9/counter<11>
                                                       U9/counter_11
    SLICE_X53Y4.G4       net (fanout=3)        1.284   U9/counter<11>
    SLICE_X53Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.F4      net (fanout=32)       2.696   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (3.773ns logic, 5.686ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_8 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.214ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_8 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y1.YQ       Tcko                  0.587   U9/counter<9>
                                                       U9/counter_8
    SLICE_X53Y3.G4       net (fanout=3)        0.925   U9/counter<8>
    SLICE_X53Y3.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<3>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<3>_INV_0
                                                       U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<4>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.F4      net (fanout=32)       2.696   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      9.214ns (3.887ns logic, 5.327ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_15 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_15 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y7.XQ       Tcko                  0.592   U9/counter<15>
                                                       U9/counter_15
    SLICE_X53Y5.F3       net (fanout=3)        0.944   U9/counter<15>
    SLICE_X53Y5.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X65Y48.F4      net (fanout=32)       2.696   U9/rst_counter_not0001
    SLICE_X65Y48.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (3.817ns logic, 5.346ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_31 (SLICE_X67Y51.F2), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_11 (FF)
  Destination:          U9/rst_counter_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.215ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_11 to U9/rst_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y4.XQ       Tcko                  0.591   U9/counter<11>
                                                       U9/counter_11
    SLICE_X53Y4.G4       net (fanout=3)        1.284   U9/counter<11>
    SLICE_X53Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y51.F2      net (fanout=32)       2.452   U9/rst_counter_not0001
    SLICE_X67Y51.CLK     Tfck                  0.837   U9/rst_counter<31>
                                                       U9/rst_counter_31_rstpot
                                                       U9/rst_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      9.215ns (3.773ns logic, 5.442ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_8 (FF)
  Destination:          U9/rst_counter_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.970ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_8 to U9/rst_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y1.YQ       Tcko                  0.587   U9/counter<9>
                                                       U9/counter_8
    SLICE_X53Y3.G4       net (fanout=3)        0.925   U9/counter<8>
    SLICE_X53Y3.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<3>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<3>_INV_0
                                                       U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<3>
    SLICE_X53Y4.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<5>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<4>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<5>
    SLICE_X53Y5.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y51.F2      net (fanout=32)       2.452   U9/rst_counter_not0001
    SLICE_X67Y51.CLK     Tfck                  0.837   U9/rst_counter<31>
                                                       U9/rst_counter_31_rstpot
                                                       U9/rst_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      8.970ns (3.887ns logic, 5.083ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_15 (FF)
  Destination:          U9/rst_counter_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.919ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_15 to U9/rst_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y7.XQ       Tcko                  0.592   U9/counter<15>
                                                       U9/counter_15
    SLICE_X53Y5.F3       net (fanout=3)        0.944   U9/counter<15>
    SLICE_X53Y5.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<7>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<6>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<7>
    SLICE_X53Y6.COUT     Tbyp                  0.118   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X53Y7.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.G2      net (fanout=34)       1.706   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y35.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y51.F2      net (fanout=32)       2.452   U9/rst_counter_not0001
    SLICE_X67Y51.CLK     Tfck                  0.837   U9/rst_counter<31>
                                                       U9/rst_counter_31_rstpot
                                                       U9/rst_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      8.919ns (3.817ns logic, 5.102ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/mod2_reg (SLICE_X43Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/U12_1/mod2_reg (FF)
  Destination:          XLXI_17/U12_1/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/U12_1/mod2_reg to XLXI_17/U12_1/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y67.YQ      Tcko                  0.470   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    SLICE_X43Y67.BY      net (fanout=13)       0.580   XLXI_17/U12_1/mod2_reg
    SLICE_X43Y67.CLK     Tckdi       (-Th)    -0.135   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.605ns logic, 0.580ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_6 (SLICE_X55Y2.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_6 (FF)
  Destination:          U9/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_6 to U9/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y2.YQ       Tcko                  0.470   U9/counter<7>
                                                       U9/counter_6
    SLICE_X55Y2.G4       net (fanout=3)        0.333   U9/counter<6>
    SLICE_X55Y2.CLK      Tckg        (-Th)    -0.516   U9/counter<7>
                                                       U9/counter_6_rstpot
                                                       U9/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.986ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_9 (SLICE_X55Y1.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_9 (FF)
  Destination:          U9/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_9 to U9/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y1.XQ       Tcko                  0.473   U9/counter<9>
                                                       U9/counter_9
    SLICE_X55Y1.F4       net (fanout=3)        0.333   U9/counter<9>
    SLICE_X55Y1.CLK      Tckf        (-Th)    -0.516   U9/counter<9>
                                                       U9/counter_9_rstpot
                                                       U9/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    9.462|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6138 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:   9.462ns{1}   (Maximum frequency: 105.686MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 19 13:55:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



