// Seed: 2471953379
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_4, id_5, id_6, id_7, id_8;
  assign id_8 = 1 ? 1'b0 : 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  assign id_4 = id_1;
  xor (id_3, id_1, id_4, id_2, id_6, id_5);
  module_0(
      id_3, id_1, id_3
  );
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
