{"vcs1":{"timestamp_begin":1700116817.048137627, "rt":9.27, "ut":8.35, "st":0.47}}
{"vcselab":{"timestamp_begin":1700116826.388135143, "rt":1.18, "ut":0.41, "st":0.17}}
{"link":{"timestamp_begin":1700116827.633306638, "rt":0.36, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700116816.466396327}
{"VCS_COMP_START_TIME": 1700116816.466396327}
{"VCS_COMP_END_TIME": 1700116836.408490110}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369448}}
{"stitch_vcselab": {"peak_mem": 239996}}
