/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_AWC_FAWM_KDMA_CTX_MASKS_H_
#define ASIC_WEG_AWC_FAWM_KDMA_CTX_MASKS_H_

/*
 *****************************************
 *   AWC_FAWM_KDMA_CTX
 *   (Pwototype: DMA_COWE_CTX)
 *****************************************
 */

/* AWC_FAWM_KDMA_CTX_WATE_WIM_TKN */
#define AWC_FAWM_KDMA_CTX_WATE_WIM_TKN_WD_SHIFT 0
#define AWC_FAWM_KDMA_CTX_WATE_WIM_TKN_WD_MASK 0xFF
#define AWC_FAWM_KDMA_CTX_WATE_WIM_TKN_WW_SHIFT 16
#define AWC_FAWM_KDMA_CTX_WATE_WIM_TKN_WW_MASK 0xFF0000

/* AWC_FAWM_KDMA_CTX_PWWWP */
#define AWC_FAWM_KDMA_CTX_PWWWP_DATA_SHIFT 0
#define AWC_FAWM_KDMA_CTX_PWWWP_DATA_MASK 0xFF
#define AWC_FAWM_KDMA_CTX_PWWWP_EN_SHIFT 8
#define AWC_FAWM_KDMA_CTX_PWWWP_EN_MASK 0x100

/* AWC_FAWM_KDMA_CTX_TE_NUMWOWS */
#define AWC_FAWM_KDMA_CTX_TE_NUMWOWS_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_TE_NUMWOWS_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_IDX */
#define AWC_FAWM_KDMA_CTX_IDX_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_IDX_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_CTX_IDX_INC */
#define AWC_FAWM_KDMA_CTX_IDX_INC_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_IDX_INC_VAW_MASK 0xFF

/* AWC_FAWM_KDMA_CTX_CTWW */
#define AWC_FAWM_KDMA_CTX_CTWW_TWANSPOSE_SHIFT 0
#define AWC_FAWM_KDMA_CTX_CTWW_TWANSPOSE_MASK 0x1
#define AWC_FAWM_KDMA_CTX_CTWW_DTYPE_SHIFT 4
#define AWC_FAWM_KDMA_CTX_CTWW_DTYPE_MASK 0x30
#define AWC_FAWM_KDMA_CTX_CTWW_COMPWESS_SHIFT 8
#define AWC_FAWM_KDMA_CTX_CTWW_COMPWESS_MASK 0x100
#define AWC_FAWM_KDMA_CTX_CTWW_DECOMPWESS_SHIFT 9
#define AWC_FAWM_KDMA_CTX_CTWW_DECOMPWESS_MASK 0x200
#define AWC_FAWM_KDMA_CTX_CTWW_WD_UNCACHEABWE_SHIFT 12
#define AWC_FAWM_KDMA_CTX_CTWW_WD_UNCACHEABWE_MASK 0x1000

/* AWC_FAWM_KDMA_CTX_SWC_TSIZE_0 */
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_0_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_0_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_TSIZE_1 */
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_1_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_1_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_STWIDE_1 */
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_1_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_1_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_TSIZE_2 */
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_2_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_2_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_STWIDE_2 */
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_2_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_2_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_TSIZE_3 */
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_3_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_3_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_STWIDE_3 */
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_3_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_3_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_TSIZE_4 */
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_4_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_TSIZE_4_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_STWIDE_4 */
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_4_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_STWIDE_4_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_TSIZE_1 */
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_1_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_1_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_STWIDE_1 */
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_1_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_1_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_TSIZE_2 */
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_2_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_2_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_STWIDE_2 */
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_2_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_2_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_TSIZE_3 */
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_3_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_3_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_STWIDE_3 */
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_3_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_3_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_TSIZE_4 */
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_4_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_4_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_STWIDE_4 */
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_4_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_STWIDE_4_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_HI */
#define AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_WO */
#define AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_WW_COMP_ADDW_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_WW_COMP_WDATA */
#define AWC_FAWM_KDMA_CTX_WW_COMP_WDATA_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_WW_COMP_WDATA_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_OFFSET_WO */
#define AWC_FAWM_KDMA_CTX_SWC_OFFSET_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_OFFSET_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_OFFSET_HI */
#define AWC_FAWM_KDMA_CTX_SWC_OFFSET_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_OFFSET_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_OFFSET_WO */
#define AWC_FAWM_KDMA_CTX_DST_OFFSET_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_OFFSET_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_OFFSET_HI */
#define AWC_FAWM_KDMA_CTX_DST_OFFSET_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_OFFSET_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_BASE_WO */
#define AWC_FAWM_KDMA_CTX_SWC_BASE_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_BASE_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_SWC_BASE_HI */
#define AWC_FAWM_KDMA_CTX_SWC_BASE_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_SWC_BASE_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_BASE_WO */
#define AWC_FAWM_KDMA_CTX_DST_BASE_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_BASE_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_BASE_HI */
#define AWC_FAWM_KDMA_CTX_DST_BASE_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_BASE_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_DST_TSIZE_0 */
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_0_VAW_SHIFT 0
#define AWC_FAWM_KDMA_CTX_DST_TSIZE_0_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_CTX_COMMIT */
#define AWC_FAWM_KDMA_CTX_COMMIT_WW_COMP_EN_SHIFT 0
#define AWC_FAWM_KDMA_CTX_COMMIT_WW_COMP_EN_MASK 0x1
#define AWC_FAWM_KDMA_CTX_COMMIT_ENDIAN_SWAP_SHIFT 1
#define AWC_FAWM_KDMA_CTX_COMMIT_ENDIAN_SWAP_MASK 0x6
#define AWC_FAWM_KDMA_CTX_COMMIT_MEM_SET_SHIFT 4
#define AWC_FAWM_KDMA_CTX_COMMIT_MEM_SET_MASK 0x10
#define AWC_FAWM_KDMA_CTX_COMMIT_BF16_SHIFT 6
#define AWC_FAWM_KDMA_CTX_COMMIT_BF16_MASK 0x40
#define AWC_FAWM_KDMA_CTX_COMMIT_FP16_SHIFT 7
#define AWC_FAWM_KDMA_CTX_COMMIT_FP16_MASK 0x80
#define AWC_FAWM_KDMA_CTX_COMMIT_CTX_ID_INC_SHIFT 8
#define AWC_FAWM_KDMA_CTX_COMMIT_CTX_ID_INC_MASK 0x100
#define AWC_FAWM_KDMA_CTX_COMMIT_ADD_OFFSET_0_SHIFT 9
#define AWC_FAWM_KDMA_CTX_COMMIT_ADD_OFFSET_0_MASK 0x200
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE0_FWOM_DST_SIZE0_SHIFT 10
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE0_FWOM_DST_SIZE0_MASK 0x400
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_OFST_FWOM_DST_OFST_SHIFT 11
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_OFST_FWOM_DST_OFST_MASK 0x800
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM1_SHIFT 12
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM1_MASK 0x1000
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM2_SHIFT 13
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM2_MASK 0x2000
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM3_SHIFT 14
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM3_MASK 0x4000
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM4_SHIFT 15
#define AWC_FAWM_KDMA_CTX_COMMIT_DISABWE_DIM4_MASK 0x8000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE1_FWOM_DST_SIZE1_SHIFT 16
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE1_FWOM_DST_SIZE1_MASK 0x10000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE2_FWOM_DST_SIZE2_SHIFT 17
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE2_FWOM_DST_SIZE2_MASK 0x20000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE3_FWOM_DST_SIZE3_SHIFT 18
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE3_FWOM_DST_SIZE3_MASK 0x40000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE4_FWOM_DST_SIZE4_SHIFT 19
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_SIZE4_FWOM_DST_SIZE4_MASK 0x80000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD1_FWOM_DST_STWD1_SHIFT 20
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD1_FWOM_DST_STWD1_MASK 0x100000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD2_FWOM_DST_STWD2_SHIFT 21
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD2_FWOM_DST_STWD2_MASK 0x200000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD3_FWOM_DST_STWD3_SHIFT 22
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD3_FWOM_DST_STWD3_MASK 0x400000
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD4_FWOM_DST_STWD4_SHIFT 23
#define AWC_FAWM_KDMA_CTX_COMMIT_SWC_STWD4_FWOM_DST_STWD4_MASK 0x800000
#define AWC_FAWM_KDMA_CTX_COMMIT_WIN_SHIFT 31
#define AWC_FAWM_KDMA_CTX_COMMIT_WIN_MASK 0x80000000

#endif /* ASIC_WEG_AWC_FAWM_KDMA_CTX_MASKS_H_ */
