Test Passed!
Test Passed!

C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution5\sim\verilog>set PATH= 

C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution5\sim\verilog>call C:/Xilinx/2023.2/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_calculateLayer4_top glbl -Oenable_linking_all_libraries  -prj calculateLayer4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s calculateLayer4 -debug all 
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_calculateLayer4_top glbl -Oenable_linking_all_libraries -prj calculateLayer4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s calculateLayer4 -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_ddiv_64ns_64ns_64_59_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_dsub_64ns_64ns_64_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dsub_64ns_64ns_64_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/ip/xil_defaultlib/calculateLayer4_fptrunc_64ns_32_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fptrunc_64ns_32_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/AESL_axi_slave_CTRL_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_calculateLayer4_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_calculateLayer4_Pipeline_calculateLayer4_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_calculateLayer4_Pipeline_calculateLayer4_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_CTRL_bus_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_CTRL_bus_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_ddiv_64ns_64ns_64_59_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_ddiv_64ns_64ns_64_59_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_dsub_64ns_64ns_64_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_dsub_64ns_64ns_64_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_exp_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_exp_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_fptrunc_64ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_fptrunc_64ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_generic_tanh_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_generic_tanh_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module calculateLayer4_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_mac_muladd_16s_15ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module calculateLayer4_mac_muladd_16s_15ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_mul_13s_71s_71_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_mul_13s_71s_71_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_mul_43ns_36ns_79_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_mul_43ns_36ns_79_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_mul_49ns_44ns_93_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_mul_49ns_44ns_93_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4_mul_50ns_50ns_100_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateLayer4_mul_50ns_50ns_100_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.calculateLayer4_exp_generic_doub...
Compiling module xil_defaultlib.calculateLayer4_exp_generic_doub...
Compiling module xil_defaultlib.calculateLayer4_exp_generic_doub...
Compiling module xil_defaultlib.calculateLayer4_mul_13s_71s_71_5...
Compiling module xil_defaultlib.calculateLayer4_mul_43ns_36ns_79...
Compiling module xil_defaultlib.calculateLayer4_mul_49ns_44ns_93...
Compiling module xil_defaultlib.calculateLayer4_mul_50ns_50ns_10...
Compiling module xil_defaultlib.calculateLayer4_mac_muladd_16s_1...
Compiling module xil_defaultlib.calculateLayer4_mac_muladd_16s_1...
Compiling module xil_defaultlib.calculateLayer4_exp_generic_doub...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=55)\]
Compiling architecture rtl of entity floating_point_v7_1_16.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_16.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_16.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_dadd_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_dadd_64ns_64ns_6...
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_dsub_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_dsub_64ns_64ns_6...
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_dmul_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_dmul_64ns_64ns_6...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=53,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=54,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=55,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=53,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=52,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=53,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=52,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_ddiv_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_ddiv_64ns_64ns_6...
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_dcmp_64ns_64ns_1...
Compiling module xil_defaultlib.calculateLayer4_dcmp_64ns_64ns_1...
Compiling module xil_defaultlib.calculateLayer4_generic_tanh_dou...
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_fadd_32ns_32ns_3...
Compiling module xil_defaultlib.calculateLayer4_fadd_32ns_32ns_3...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_fmul_32ns_32ns_3...
Compiling module xil_defaultlib.calculateLayer4_fmul_32ns_32ns_3...
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_fptrunc_64ns_32_...
Compiling module xil_defaultlib.calculateLayer4_fptrunc_64ns_32_...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.calculateLayer4_fpext_32ns_64_2_...
Compiling module xil_defaultlib.calculateLayer4_fpext_32ns_64_2_...
Compiling module xil_defaultlib.calculateLayer4_dmul_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_dmul_64ns_64ns_6...
Compiling module xil_defaultlib.calculateLayer4_flow_control_loo...
Compiling module xil_defaultlib.calculateLayer4_calculateLayer4_...
Compiling module xil_defaultlib.calculateLayer4_CTRL_bus_s_axi
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_mem(M...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_store...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_mem(M...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_load(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_reg_s...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_burst...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_reg_s...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_srl(D...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_fifo(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_throt...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_reg_s...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_write...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_reg_s...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi_read(...
Compiling module xil_defaultlib.calculateLayer4_gmem_m_axi(CONSE...
Compiling module xil_defaultlib.calculateLayer4
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_bus
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=26)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_calculateLayer4_top
Compiling module work.glbl
Built simulation snapshot calculateLayer4
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/calculateLayer4/xsim_script.tcl
# xsim {calculateLayer4} -view {{calculateLayer4_dataflow_ana.wcfg}} -tclbatch {calculateLayer4.tcl} -protoinst {calculateLayer4.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file calculateLayer4.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_calculateLayer4_top/AESL_inst_calculateLayer4//AESL_inst_calculateLayer4_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/grp_exp_generic_double_s_fu_89/grp_exp_generic_double_s_fu_89_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/grp_generic_tanh_double_s_fu_338_activity
Time resolution is 1 ps
open_wave_config calculateLayer4_dataflow_ana.wcfg
source calculateLayer4.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU_group [add_wave_group Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU_group]
## set wdata_group [add_wave_group "Write Channel" -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU_group]
## set ctrl_group [add_wave_group "Handshakes" -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU_group]
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group [add_wave_group Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/interrupt -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_BRESP -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_BREADY -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_BVALID -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_RRESP -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_RDATA -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_RREADY -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_RVALID -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_ARREADY -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_ARVALID -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_ARADDR -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_WSTRB -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_WDATA -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_WREADY -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_WVALID -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_AWREADY -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_AWVALID -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -color #ffff00 -radix hex
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/s_axi_CTRL_bus_AWADDR -into $Layer3_Neurons_CPU__Layer3_Weights_CPU__Layer4_Neurons_CPU__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/ap_clk -into $clockgroup
## save_wave_config calculateLayer4.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/dmul_64ns_64ns_64_7_max_dsp_1_U21/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/dadd_64ns_64ns_64_7_full_dsp_1_U18/calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/dadd_64ns_64ns_64_7_full_dsp_1_U17/calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/dsub_64ns_64ns_64_7_full_dsp_1_U16/calculateLayer4_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/grp_generic_tanh_double_s_fu_338/dadd_64ns_64ns_64_7_full_dsp_1_U15/calculateLayer4_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1235 ns  Iteration: 12  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1285 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1335 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1385 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1535 ns  Iteration: 12  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1585 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1635 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1685 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1835 ns  Iteration: 12  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1985 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2135 ns  Iteration: 12  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2185 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2285 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28175 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28475 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28535 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28775 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28805 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28835 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29075 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29105 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29135 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29375 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29405 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29435 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29675 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29705 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29735 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29975 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30005 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30035 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30275 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30305 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30335 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30575 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30605 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30635 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30875 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30905 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30935 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31135 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31165 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31195 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31335 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31385 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31425 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31435 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31455 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31485 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31535 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31585 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31635 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31685 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31685 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31715 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31735 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31785 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31835 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31885 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31935 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31945 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31975 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31985 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32035 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32085 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32135 ns  Iteration: 11  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/fadd_32ns_32ns_32_5_full_dsp_1_U30/calculateLayer4_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32205 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32235 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32465 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32725 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32985 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33245 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33505 ns  Iteration: 8  Process: /apatb_calculateLayer4_top/AESL_inst_calculateLayer4/grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_112/dmul_64ns_64ns_64_7_max_dsp_1_x_U34/calculateLayer4_dmul_64ns_64ns_64_7_max_dsp_1_x_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/2023.2/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "33755000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 33815 ns : File "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer4.autotb.v" Line 435
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 212.551 ; gain = 4.391
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan 13 16:08:53 2025...
Test Passed!
