# VINIT_23BIT089 â€” 8-Bit Magnitude Comparator Project

## RTL to GDSII Flow Submission

-   Author: Vinit Kumar Gupta
-   Roll No: 23BIT089
-   Workshop: 5-Day RTL to GDSII Workshop
-   Project Title: RTL to GDSII Implementation of an 8-bit Magnitude Comparator
-   Toolchain: Synopsys DC / IC Compiler II / PrimeTime / Verdi

---

## ğŸ“ Folder Structure

All project files are organized as follows:

```
VINIT_23BIT089_8BIT_COMPARATOR/
â”‚
â”œâ”€â”€ VINIT_23BIT089_REPORT.pdf            # Full report with all steps and snapshots
â”‚
â”œâ”€â”€ RTL/
â”‚   â””â”€â”€ comparator_8bit_rtl.v            # RTL Verilog code for 8-bit Comparator
â”‚
â””â”€â”€ SCRIPTS/
    â”œâ”€â”€ common_setup.tcl                 # Shared setup script
    â”œâ”€â”€ dc_setup.tcl                     # Setup for Design Compiler
    â”œâ”€â”€ comparator_8bit.sdc              # SDC timing constraints
    â”œâ”€â”€ clock.tcl                        # Clock setup script for ICC-II
    â”œâ”€â”€ floorplan.tcl                    # Floorplanning script
    â”œâ”€â”€ placement.tcl                    # Placement script
    â”œâ”€â”€ power_planning.tcl               # Power planning TCL
    â”œâ”€â”€ route.tcl                        # Routing TCL
    â”œâ”€â”€ comparator_8bit_tb.v             # Testbench for functional simulation
    â””â”€â”€ run_pt_p1.tcl                    # PrimeTime timing analysis script
```

---

## ğŸ”§ Tools Used

-   VCS & Verdi â€“ for RTL Simulation and Debugging
-   Design Compiler (DC) â€“ for Logic Synthesis
-   IC Compiler II (ICC-II) â€“ for Floorplan, Powerplan, Placement, Clock and Routing
-   PrimeTime (PT) â€“ for Static Timing Analysis

---

## ğŸ“Œ Key Notes

-   All scripts are configured with proper relative paths for reproducibility.
-   Slack achieved at the end of routing: `0.58 ns` (positive and < 1.0 ns as required)
-   Detailed screenshots and reports are provided in the PDF document.

---

> ğŸ’¡â€‚For any questions or tool-specific paths, refer to comments within each script.
