{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1479969260493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479969260771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479969260828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479969260828 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -324.0 degrees -326.3 degrees " "Can't achieve requested value -324.0 degrees for clock output Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -326.3 degrees" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1252 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1479969260893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1251 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1479969260893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 -326 -6042 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -326 degrees (-6042 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1252 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1479969260893 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1251 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1479969260893 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 " "Atom \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1479969260894 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1479969260894 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261185 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261185 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261185 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261185 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261186 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261186 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261186 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261186 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261187 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261187 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261187 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261187 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261188 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261188 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 666 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1479969261188 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479969261199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479969261306 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479969261306 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8933 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479969261314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8935 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479969261314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8937 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479969261314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8939 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479969261314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479969261314 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479969261321 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1479969261684 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 381 " "No exact pin location assignment(s) for 29 pins of 381 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479969262676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479969263548 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479969263548 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479969263566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263567 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263568 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263569 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263569 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 161 GPIO_0\[0\] port " "Ignored filter at DE2_CCD.out.sdc(161): GPIO_0\[0\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263572 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263572 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 163 GPIO_0\[1\] port " "Ignored filter at DE2_CCD.out.sdc(163): GPIO_0\[1\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263573 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263573 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 165 GPIO_0\[2\] port " "Ignored filter at DE2_CCD.out.sdc(165): GPIO_0\[2\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263574 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263574 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 167 GPIO_0\[3\] port " "Ignored filter at DE2_CCD.out.sdc(167): GPIO_0\[3\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263574 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263575 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 169 GPIO_0\[4\] port " "Ignored filter at DE2_CCD.out.sdc(169): GPIO_0\[4\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263575 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263575 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 171 GPIO_0\[5\] port " "Ignored filter at DE2_CCD.out.sdc(171): GPIO_0\[5\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263576 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263576 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 173 GPIO_0\[6\] port " "Ignored filter at DE2_CCD.out.sdc(173): GPIO_0\[6\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263576 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263577 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 175 GPIO_0\[7\] port " "Ignored filter at DE2_CCD.out.sdc(175): GPIO_0\[7\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263577 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263577 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 177 GPIO_0\[8\] port " "Ignored filter at DE2_CCD.out.sdc(177): GPIO_0\[8\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263578 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263578 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 179 GPIO_0\[9\] port " "Ignored filter at DE2_CCD.out.sdc(179): GPIO_0\[9\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 179 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263579 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 180 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263579 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 181 GPIO_0\[10\] port " "Ignored filter at DE2_CCD.out.sdc(181): GPIO_0\[10\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 181 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263579 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 182 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263579 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 183 GPIO_0\[11\] port " "Ignored filter at DE2_CCD.out.sdc(183): GPIO_0\[11\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 183 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263580 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 184 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263580 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 185 GPIO_0\[12\] port " "Ignored filter at DE2_CCD.out.sdc(185): GPIO_0\[12\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 185 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263581 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263581 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 187 GPIO_0\[13\] port " "Ignored filter at DE2_CCD.out.sdc(187): GPIO_0\[13\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 187 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263581 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 188 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263582 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 189 GPIO_0\[14\] port " "Ignored filter at DE2_CCD.out.sdc(189): GPIO_0\[14\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 189 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263582 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 190 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263582 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 191 GPIO_0\[15\] port " "Ignored filter at DE2_CCD.out.sdc(191): GPIO_0\[15\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 191 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263583 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 192 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263583 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 193 GPIO_0\[16\] port " "Ignored filter at DE2_CCD.out.sdc(193): GPIO_0\[16\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 193 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263583 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 194 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263584 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 195 GPIO_0\[17\] port " "Ignored filter at DE2_CCD.out.sdc(195): GPIO_0\[17\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 195 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263584 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 196 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263584 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 197 GPIO_0\[18\] port " "Ignored filter at DE2_CCD.out.sdc(197): GPIO_0\[18\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 197 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263585 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 198 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263585 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 199 GPIO_0\[19\] port " "Ignored filter at DE2_CCD.out.sdc(199): GPIO_0\[19\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 199 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263586 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 200 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263586 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 201 GPIO_0\[20\] port " "Ignored filter at DE2_CCD.out.sdc(201): GPIO_0\[20\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 201 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263586 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 202 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263587 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 203 GPIO_0\[21\] port " "Ignored filter at DE2_CCD.out.sdc(203): GPIO_0\[21\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 203 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263587 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 204 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263587 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 205 GPIO_0\[22\] port " "Ignored filter at DE2_CCD.out.sdc(205): GPIO_0\[22\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 205 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263588 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 206 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263588 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 207 GPIO_0\[23\] port " "Ignored filter at DE2_CCD.out.sdc(207): GPIO_0\[23\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 207 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263588 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 208 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263589 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 209 GPIO_0\[24\] port " "Ignored filter at DE2_CCD.out.sdc(209): GPIO_0\[24\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 209 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263589 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 210 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263589 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 211 GPIO_0\[25\] port " "Ignored filter at DE2_CCD.out.sdc(211): GPIO_0\[25\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 211 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263590 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 212 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263590 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 213 GPIO_0\[26\] port " "Ignored filter at DE2_CCD.out.sdc(213): GPIO_0\[26\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 213 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263590 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 214 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263591 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 215 GPIO_0\[27\] port " "Ignored filter at DE2_CCD.out.sdc(215): GPIO_0\[27\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 215 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263591 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 216 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263591 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 GPIO_0\[28\] port " "Ignored filter at DE2_CCD.out.sdc(217): GPIO_0\[28\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263592 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263592 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 GPIO_0\[29\] port " "Ignored filter at DE2_CCD.out.sdc(219): GPIO_0\[29\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263593 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263593 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 GPIO_0\[30\] port " "Ignored filter at DE2_CCD.out.sdc(221): GPIO_0\[30\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263593 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263594 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 GPIO_0\[31\] port " "Ignored filter at DE2_CCD.out.sdc(223): GPIO_0\[31\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263594 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263594 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 225 GPIO_0\[32\] port " "Ignored filter at DE2_CCD.out.sdc(225): GPIO_0\[32\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 225 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(225): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263594 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 226 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(226): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263595 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 227 GPIO_0\[33\] port " "Ignored filter at DE2_CCD.out.sdc(227): GPIO_0\[33\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 227 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(227): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263595 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 228 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(228): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263595 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 229 GPIO_0\[34\] port " "Ignored filter at DE2_CCD.out.sdc(229): GPIO_0\[34\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 229 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263596 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 230 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263596 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 231 GPIO_0\[35\] port " "Ignored filter at DE2_CCD.out.sdc(231): GPIO_0\[35\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 231 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263596 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 232 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263597 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 683 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(683): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263607 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 684 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(684): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263607 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 685 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(685): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263608 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 686 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(686): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263608 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 687 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(687): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263608 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 688 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(688): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263609 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 689 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(689): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263609 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 690 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(690): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263609 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 691 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(691): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263610 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 692 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(692): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263610 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 693 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(693): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263610 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 694 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(694): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263610 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 695 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(695): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263611 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 696 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(696): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263611 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 697 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(697): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263612 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 698 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(698): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263612 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 699 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(699): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263612 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 700 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(700): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263613 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 701 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(701): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263613 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263613 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263613 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263614 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263614 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 706 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(706): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263614 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 707 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(707): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263614 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 708 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(708): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263615 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 709 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(709): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263615 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 710 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(710): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263615 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 711 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(711): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263616 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 712 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(712): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263616 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 713 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(713): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263616 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 714 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(714): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263617 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 715 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(715): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263617 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 716 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(716): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263617 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 717 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(717): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263618 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 718 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(718): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263618 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 719 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(719): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263618 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 720 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(720): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263619 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 721 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(721): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263619 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 722 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(722): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263619 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 723 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(723): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263620 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 724 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(724): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263620 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 725 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(725): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263620 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 726 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(726): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263620 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 727 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(727): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263621 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 728 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(728): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263621 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 729 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(729): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263621 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 730 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(730): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263622 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 731 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(731): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263622 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 732 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(732): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263622 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 733 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(733): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263623 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 734 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(734): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263623 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 735 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(735): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263623 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 736 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(736): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263623 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 737 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(737): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263624 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263624 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263624 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263624 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263625 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 742 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(742): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263625 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 743 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(743): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263625 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 744 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(744): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263625 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 745 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(745): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263626 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 746 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(746): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263626 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 747 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(747): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263626 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 748 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(748): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263626 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 749 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(749): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263627 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 750 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(750): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263627 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 751 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(751): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263627 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 752 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(752): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263627 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 753 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(753): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263628 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 754 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(754): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263628 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1239 *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* keeper " "Ignored filter at DE2_CCD.out.sdc(1239): *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1239 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1239): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263638 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1240 *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* keeper " "Ignored filter at DE2_CCD.out.sdc(1240): *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479969263639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1240 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1240): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263639 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479969263639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "special_clock:u12\|counter\[20\] " "Node: special_clock:u12\|counter\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rdbw:u13\|bw_rdaddr\[0\] special_clock:u12\|counter\[20\] " "Register rdbw:u13\|bw_rdaddr\[0\] is being clocked by special_clock:u12\|counter\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263688 "|DE2_CCD|special_clock:u12|counter[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register special_clock:u12\|counter\[20\] CCD_MCLK " "Register special_clock:u12\|counter\[20\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263688 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263688 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263688 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263688 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479969263689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479969263689 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263715 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263715 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1479969263715 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1479969263716 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1479969263716 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1479969263716 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479969263716 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263717 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263717 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1479969263717 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479969263717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 446 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1916 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 741 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8907 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8901 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8901 9698 10655 0 0 ""}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1251 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1251 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "special_clock:u12\|counter\[20\] " "Destination node special_clock:u12\|counter\[20\]" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1543 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 5012 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC " "Destination node VGA_Controller:u1\|oVGA_V_SYNC" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1895 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 446 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4886 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8734 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 446 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1916 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "special_clock:u12\|counter\[20\]  " "Automatically promoted node special_clock:u12\|counter\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "special_clock:u12\|counter\[20\]~58 " "Destination node special_clock:u12\|counter\[20\]~58" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3657 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\] " "Destination node sample_clip:u10\|counter\[3\]" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1503 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263930 ""}  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1543 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3993 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4170 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 741 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sample_clip:u10\|counter\[3\]  " "Automatically promoted node sample_clip:u10\|counter\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|wren~0 " "Destination node sample_clip:u10\|wren~0" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3189 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\]~1 " "Destination node sample_clip:u10\|counter\[3\]~1" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3474 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1503 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|oVGA_V_SYNC  " "Automatically promoted node VGA_Controller:u1\|oVGA_V_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_BLANK " "Destination node VGA_Controller:u1\|oVGA_BLANK" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1894 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC~0 " "Destination node VGA_Controller:u1\|oVGA_V_SYNC~0" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3554 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8736 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1895 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3671 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|mRD~0 " "Destination node Sdram_Control_4Port:u6\|mRD~0" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3864 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4431 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4436 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[22\]~19 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[22\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4443 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[22\]~20 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[22\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4444 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4447 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~20 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4453 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[21\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[21\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4456 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[21\]~20 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[21\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4461 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263931 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1788 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~1 " "Destination node Reset_Delay:u2\|oRST_1~1" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4044 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263932 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1789 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479969263932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3666 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479969263932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479969263932 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1786 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479969263932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479969264980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479969264985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479969264985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479969264991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479969265001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479969265009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479969265010 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479969265015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479969265988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1479969265993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479969265993 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 5 8 16 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 5 input, 8 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1479969266148 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1479969266148 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479969266148 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 44 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 52 11 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 52 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 64 9 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 64 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 56 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479969266150 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1479969266150 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479969266150 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479969267027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479969267037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479969270088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479969270620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479969270682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479969274573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479969274574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479969275613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1479969279806 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479969279806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479969280570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1479969280572 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1479969280572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479969280572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479969280665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479969280751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479969281300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479969281354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479969281890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479969283650 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1479969284692 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "169 Cyclone IV E " "169 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 325 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 326 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y1 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL A6 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 584 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL D5 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 585 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL J1 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 586 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL B4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 587 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL R23 " "Pin TDI uses I/O standard 3.3-V LVTTL at R23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 598 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL D14 " "Pin TCK uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 599 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL A21 " "Pin TCS uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 603 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 604 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL A18 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 615 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL C2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 617 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 620 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 596 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 530 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 412 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 413 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 414 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 415 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 416 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 417 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 418 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 419 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 420 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 421 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 422 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 423 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 424 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 297 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 298 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 299 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 300 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 301 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 302 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 303 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 304 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 291 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 292 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 293 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 294 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 296 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 258 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 260 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 261 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 262 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 264 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL C19 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 241 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL F14 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL AF13 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 243 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL V22 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 244 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL C24 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 245 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL V28 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at V28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 246 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL D24 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL J26 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at J26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL B18 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 249 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL F24 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 250 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL B23 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at B23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL B26 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL A17 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 253 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL T8 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL J24 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at J24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 255 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL F26 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at F26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 256 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL D2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D1 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 517 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 518 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 519 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 240 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 526 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 305 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 308 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 306 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 307 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 311 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 310 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 318 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 324 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 316 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 317 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 309 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 313 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 321 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 320 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 312 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 315 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 323 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 322 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 314 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479969284822 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1479969284822 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "106 " "Following 106 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 596 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 530 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 297 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 298 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 299 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 300 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 301 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 302 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 303 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 304 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 291 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 292 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 293 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 294 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 296 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 258 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 260 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 261 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 262 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 264 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 241 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 243 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 244 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 245 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 246 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 249 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 250 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 253 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 255 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 256 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 517 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 518 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 519 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 240 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479969284833 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1479969284833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479969285197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 226 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1662 " "Peak virtual memory: 1662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479969285878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 00:34:45 2016 " "Processing ended: Thu Nov 24 00:34:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479969285878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479969285878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479969285878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479969285878 ""}
