<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>samd21.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('samd21_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">samd21.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * \file</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * \brief Header file for SAMR21G18A</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Copyright (c) 2014 Atmel Corporation. All rights reserved.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * \asf_license_start</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * \page License</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * 3. The name of Atmel may not be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * 4. This software may only be redistributed and used in connection with an</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    Atmel microcontroller product.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * \asf_license_stop</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAMR21G18A_</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAMR21G18A_</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifndef __cplusplus</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>;   </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">   67</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">   68</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">const</span> uint8_t  <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>;  </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>;   </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint16_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint8_t  <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>;  </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">   74</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>;   </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">   75</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint16_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga12995cc01a255235621d0597f60fc214">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a>;  </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">   77</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>;   </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gacce07556c80fc352ae607f225f19fed5">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint16_t <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gae361754be775bb192f85821d3ab33c17">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint8_t  <a class="code" href="group__cpu__specific__SAMR21G18A__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a>;  </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CAST(type, value) ((type *)(value))</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gad9dd6ceb323c1d2d3caf66d30ea9a47b">   81</a></span>&#160;<span class="preprocessor">#define REG_ACCESS(type, address) (*(type*)(address)) </span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define CAST(type, value) (value)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define REG_ACCESS(type, address) (address) </span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">   94</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CC2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">/******  Cortex-M0+ Processor Exceptions Numbers *******************************/</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   97</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>      = -14, </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   98</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>           = -13, </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   99</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>              = -5,  </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  100</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>              = -2,  </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  101</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>             = -1,  </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">/******  SAMR21G18A-specific Interrupt Numbers ***********************/</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adb4772651d36d91686d77e8437abe8a6">  103</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adb4772651d36d91686d77e8437abe8a6">PM_IRQn</a>                  =  0, </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6395b50b5d103bc4e8e662bf1565d7d5">  104</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6395b50b5d103bc4e8e662bf1565d7d5">SYSCTRL_IRQn</a>             =  1, </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">  105</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>                 =  2, </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  106</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                 =  3, </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083af79af3fab866057a9b79b2cae4214aa0">  107</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083af79af3fab866057a9b79b2cae4214aa0">EIC_IRQn</a>                 =  4, </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3a96e5f663c92af52124cdfc38e691b8">  108</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3a96e5f663c92af52124cdfc38e691b8">NVMCTRL_IRQn</a>             =  5, </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a571b76cb88493f05bfe9bd4733e80a20">  109</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a571b76cb88493f05bfe9bd4733e80a20">DMAC_IRQn</a>                =  6, </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">  110</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                 =  7, </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a14cf381e1a271022130551e8d67ad1fe">  111</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a14cf381e1a271022130551e8d67ad1fe">EVSYS_IRQn</a>               =  8, </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7de56c2fd252934ef8204200fde5cc17">  112</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7de56c2fd252934ef8204200fde5cc17">SERCOM0_IRQn</a>             =  9, </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae19aa80e84d6404afe3c8e4edf3118ab">  113</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae19aa80e84d6404afe3c8e4edf3118ab">SERCOM1_IRQn</a>             = 10, </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a050632df3441af36eb040640b3c61857">  114</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a050632df3441af36eb040640b3c61857">SERCOM2_IRQn</a>             = 11, </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab11153ec56e41cd24fca360d3babf75e">  115</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab11153ec56e41cd24fca360d3babf75e">SERCOM3_IRQn</a>             = 12, </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aebb4badf538744190c6e7b06c07c20ef">  116</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aebb4badf538744190c6e7b06c07c20ef">SERCOM4_IRQn</a>             = 13, </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a272983763da38a9d268167f2f7d31d79">  117</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a272983763da38a9d268167f2f7d31d79">SERCOM5_IRQn</a>             = 14, </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a282cc96c2f65f4c740878227cfa0ac28">  118</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a282cc96c2f65f4c740878227cfa0ac28">TCC0_IRQn</a>                = 15, </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083acbc91fef2770afda2e0be994e2bf27a6">  119</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083acbc91fef2770afda2e0be994e2bf27a6">TCC1_IRQn</a>                = 16, </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0afa132c82e4d3afe70dfd975be9e6e8">  120</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0afa132c82e4d3afe70dfd975be9e6e8">TCC2_IRQn</a>                = 17, </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d">  121</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d">TC3_IRQn</a>                 = 18, </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb">  122</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb">TC4_IRQn</a>                 = 19, </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f">  123</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f">TC5_IRQn</a>                 = 20, </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43">  124</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43">TC6_IRQn</a>                 = 21, </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8">  125</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8">TC7_IRQn</a>                 = 22, </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  126</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                 = 23, </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a34da89bb41e38a1e619624f9f1472351">  127</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a34da89bb41e38a1e619624f9f1472351">AC_IRQn</a>                  = 24, </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">  128</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a>                 = 25, </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a243541e12cd7da23479c6d77758012cc">  129</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a243541e12cd7da23479c6d77758012cc">PTC_IRQn</a>                 = 26, </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">  130</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a>                 = 27, </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22">  132</a></span>&#160;  <a class="code" href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22">PERIPH_COUNT_IRQn</a>        = 28  </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;} <a class="code" href="group__SAMR21G18A__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__DeviceVectors.html">  135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__DeviceVectors.html">_DeviceVectors</a></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">/* Stack pointer */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span>* pvStack;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">/* Cortex-M handlers */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordtype">void</span>* pfnReset_Handler;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">void</span>* pfnNMI_Handler;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">void</span>* pfnHardFault_Handler;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM12;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM11;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM10;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM9;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM8;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM7;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM6;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">void</span>* pfnSVC_Handler;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM4;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">void</span>* pfnReservedM3;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">void</span>* pfnPendSV_Handler;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">void</span>* pfnSysTick_Handler;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">/* Peripheral handlers */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span>* pfnPM_Handler;                    <span class="comment">/*  0 Power Manager */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordtype">void</span>* pfnSYSCTRL_Handler;               <span class="comment">/*  1 System Control */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">void</span>* pfnWDT_Handler;                   <span class="comment">/*  2 Watchdog Timer */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordtype">void</span>* pfnRTC_Handler;                   <span class="comment">/*  3 Real-Time Counter */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">void</span>* pfnEIC_Handler;                   <span class="comment">/*  4 External Interrupt Controller */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">void</span>* pfnNVMCTRL_Handler;               <span class="comment">/*  5 Non-Volatile Memory Controller */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">void</span>* pfnDMAC_Handler;                  <span class="comment">/*  6 Direct Memory Access Controller */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">void</span>* pfnUSB_Handler;                   <span class="comment">/*  7 Universal Serial Bus */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">void</span>* pfnEVSYS_Handler;                 <span class="comment">/*  8 Event System Interface */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM0_Handler;               <span class="comment">/*  9 Serial Communication Interface 0 */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM1_Handler;               <span class="comment">/* 10 Serial Communication Interface 1 */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM2_Handler;               <span class="comment">/* 11 Serial Communication Interface 2 */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM3_Handler;               <span class="comment">/* 12 Serial Communication Interface 3 */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM4_Handler;               <span class="comment">/* 13 Serial Communication Interface 4 */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">void</span>* pfnSERCOM5_Handler;               <span class="comment">/* 14 Serial Communication Interface 5 */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">void</span>* pfnTCC0_Handler;                  <span class="comment">/* 15 Timer Counter Control 0 */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">void</span>* pfnTCC1_Handler;                  <span class="comment">/* 16 Timer Counter Control 1 */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordtype">void</span>* pfnTCC2_Handler;                  <span class="comment">/* 17 Timer Counter Control 2 */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">void</span>* pfnTC3_Handler;                   <span class="comment">/* 18 Basic Timer Counter 3 */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">void</span>* pfnTC4_Handler;                   <span class="comment">/* 19 Basic Timer Counter 4 */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">void</span>* pfnTC5_Handler;                   <span class="comment">/* 20 Basic Timer Counter 5 */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">void</span>* pfnTC6_Handler;                   <span class="comment">/* 21 Basic Timer Counter 6 */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">void</span>* pfnTC7_Handler;                   <span class="comment">/* 22 Basic Timer Counter 7 */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">void</span>* pfnADC_Handler;                   <span class="comment">/* 23 Analog Digital Converter */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">void</span>* pfnAC_Handler;                    <span class="comment">/* 24 Analog Comparators */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">void</span>* pfnDAC_Handler;                   <span class="comment">/* 25 Digital Analog Converter */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">void</span>* pfnPTC_Handler;                   <span class="comment">/* 26 Peripheral Touch Controller */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">void</span>* pfnI2S_Handler;                   <span class="comment">/* 27 Inter-IC Sound Interface */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;} <a class="code" href="struct__DeviceVectors.html">DeviceVectors</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* Cortex-M0+ processor handlers */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#gae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a>               ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a>                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a>           ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a>                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a>              ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CC2538__cmsis.html#gab5e09814056d617c521549e542639b7e">SysTick_Handler</a>             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* Peripherals handlers */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keywordtype">void</span> PM_Handler                  ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keywordtype">void</span> SYSCTRL_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keywordtype">void</span> WDT_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">void</span> RTC_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">void</span> EIC_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keywordtype">void</span> NVMCTRL_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> DMAC_Handler                ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordtype">void</span> USB_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">void</span> EVSYS_Handler               ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keywordtype">void</span> SERCOM0_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">void</span> SERCOM1_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keywordtype">void</span> SERCOM2_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span> SERCOM3_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keywordtype">void</span> SERCOM4_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> SERCOM5_Handler             ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> TCC0_Handler                ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keywordtype">void</span> TCC1_Handler                ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keywordtype">void</span> TCC2_Handler                ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">void</span> TC3_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">void</span> TC4_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keywordtype">void</span> TC5_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordtype">void</span> TC6_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span> TC7_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordtype">void</span> ADC_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keywordtype">void</span> AC_Handler                  ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keywordtype">void</span> DAC_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keywordtype">void</span> PTC_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keywordtype">void</span> I2S_Handler                 ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LITTLE_ENDIAN          1</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#ga2b7180ed347a0e902c5765deb46e650e">  231</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV          1         </span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#ga4127d1b31aaf336fab3d7329d117f448">  232</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT          0         </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gae3fe3587d5100c787e02102ce3944460">  233</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS       2         </span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gaddbae1a1b57539f398eb5546a17de8f6">  234</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT         1         </span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__SAMR21G18A__cmsis.html#gab58771b4ec03f9bdddc84770f7c95c68">  235</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig 0         </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#include &lt;core_cm0plus.h&gt;</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#if !defined DONT_USE_CMSIS_INIT</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#include &quot;system_samd21.h&quot;</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DONT_USE_CMSIS_INIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#include &quot;component/component_ac.h&quot;</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#include &quot;component/component_adc.h&quot;</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#include &quot;component/component_dmac.h&quot;</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#include &quot;component/component_dsu.h&quot;</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#include &quot;component/component_eic.h&quot;</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#include &quot;component/component_evsys.h&quot;</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#include &quot;component/component_gclk.h&quot;</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#include &quot;component/component_mtb.h&quot;</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#include &quot;component/component_nvmctrl.h&quot;</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#include &quot;component/component_pac.h&quot;</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#include &quot;component/component_pm.h&quot;</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#include &quot;component/component_port.h&quot;</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#include &quot;component/component_rfctrl.h&quot;</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#include &quot;component/component_rtc.h&quot;</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#include &quot;component/component_sercom.h&quot;</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#include &quot;component/component_sysctrl.h&quot;</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#include &quot;component/component_tc.h&quot;</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#include &quot;component/component_tcc.h&quot;</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#include &quot;component/component_usb.h&quot;</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#include &quot;component/component_wdt.h&quot;</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#include &quot;instance/instance_ac.h&quot;</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#include &quot;instance/instance_adc.h&quot;</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#include &quot;instance/instance_dmac.h&quot;</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#include &quot;instance/instance_dsu.h&quot;</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#include &quot;instance/instance_eic.h&quot;</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#include &quot;instance/instance_evsys.h&quot;</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#include &quot;instance/instance_gclk.h&quot;</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#include &quot;instance/instance_mtb.h&quot;</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#include &quot;instance/instance_nvmctrl.h&quot;</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#include &quot;instance/instance_pac0.h&quot;</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#include &quot;instance/instance_pac1.h&quot;</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#include &quot;instance/instance_pac2.h&quot;</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#include &quot;instance/instance_pm.h&quot;</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#include &quot;instance/instance_port.h&quot;</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#include &quot;instance/instance_rfctrl.h&quot;</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#include &quot;instance/instance_rtc.h&quot;</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom0.h&quot;</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom1.h&quot;</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom2.h&quot;</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom3.h&quot;</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom4.h&quot;</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sercom5.h&quot;</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#include &quot;instance/instance_sysctrl.h&quot;</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tc3.h&quot;</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tc4.h&quot;</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tc5.h&quot;</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tcc0.h&quot;</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tcc1.h&quot;</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#include &quot;instance/instance_tcc2.h&quot;</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#include &quot;instance/instance_usb.h&quot;</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#include &quot;instance/instance_wdt.h&quot;</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// Peripheral instances on HPB0 bridge</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga202e2fca7535493705c68b2c14f30468">  326</a></span>&#160;<span class="preprocessor">#define ID_PAC0           0 </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gad05a1f37582f450e5b18dcf894ee78d3">  327</a></span>&#160;<span class="preprocessor">#define ID_PM             1 </span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gafdf93f0064c6f13fb6a81fd094a47215">  328</a></span>&#160;<span class="preprocessor">#define ID_SYSCTRL        2 </span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga41ee42b31421f626e77084566ab6a922">  329</a></span>&#160;<span class="preprocessor">#define ID_GCLK           3 </span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga06d1da886b605da09fd7cede137498e8">  330</a></span>&#160;<span class="preprocessor">#define ID_WDT            4 </span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga29e777dcb28fd328c34ee0a91f6dc532">  331</a></span>&#160;<span class="preprocessor">#define ID_RTC            5 </span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gadfa9cc6afc892fafcc808583185749cd">  332</a></span>&#160;<span class="preprocessor">#define ID_EIC            6 </span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">// Peripheral instances on HPB1 bridge</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga73a56e48d114e3e159bfb45967ceecad">  335</a></span>&#160;<span class="preprocessor">#define ID_PAC1          32 </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga133ab21b9cf2b826d5b93438c739fe5b">  336</a></span>&#160;<span class="preprocessor">#define ID_DSU           33 </span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gadd9d8b43ca98d3ef5cb2755542aadbaa">  337</a></span>&#160;<span class="preprocessor">#define ID_NVMCTRL       34 </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga5a8dc20a0a108330ddcff76c990eadd9">  338</a></span>&#160;<span class="preprocessor">#define ID_PORT          35 </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga82f75d497cb286bddbeb5a4cc7acdf6c">  339</a></span>&#160;<span class="preprocessor">#define ID_DMAC          36 </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga594b66e6a8df6bbb0922419b9272df0e">  340</a></span>&#160;<span class="preprocessor">#define ID_USB           37 </span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga4396a50d36310aa11fbc6ff643b766e4">  341</a></span>&#160;<span class="preprocessor">#define ID_MTB           38 </span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">// Peripheral instances on HPB2 bridge</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga406556a6ca6c46dc821355e3a170e064">  344</a></span>&#160;<span class="preprocessor">#define ID_PAC2          64 </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga0a016b559f7cf0ec4f625ab9b8219720">  345</a></span>&#160;<span class="preprocessor">#define ID_EVSYS         65 </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gaf6c4022e61804bc75d39f457e97dfc10">  346</a></span>&#160;<span class="preprocessor">#define ID_SERCOM0       66 </span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga20f0a6f8c7c0231bff7df284269486f1">  347</a></span>&#160;<span class="preprocessor">#define ID_SERCOM1       67 </span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga686cda24424f0437fd3fd9a949c81314">  348</a></span>&#160;<span class="preprocessor">#define ID_SERCOM2       68 </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga65935c5552e27662e8a48b0756d23967">  349</a></span>&#160;<span class="preprocessor">#define ID_SERCOM3       69 </span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga270382f699a7cc1580298bc4c32d6ce5">  350</a></span>&#160;<span class="preprocessor">#define ID_SERCOM4       70 </span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga79c5ce89f89d004cb9987e28937cfdfb">  351</a></span>&#160;<span class="preprocessor">#define ID_SERCOM5       71 </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gae710608f4c53680eb854f146b8cfd395">  352</a></span>&#160;<span class="preprocessor">#define ID_TCC0          72 </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga3a4b71213e54d4a617589bc14d66502f">  353</a></span>&#160;<span class="preprocessor">#define ID_TCC1          73 </span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga933f0423071b10a976b58a760fa9c2b2">  354</a></span>&#160;<span class="preprocessor">#define ID_TCC2          74 </span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gac978ebe37e0ce9dfe2eec2f15ab83015">  355</a></span>&#160;<span class="preprocessor">#define ID_TC3           75 </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga59ecaec462139ce30c8ebe1dc25f9f7d">  356</a></span>&#160;<span class="preprocessor">#define ID_TC4           76 </span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga60408f0e4285fc6e0e837aad86b862f8">  357</a></span>&#160;<span class="preprocessor">#define ID_TC5           77 </span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gafb7efa537d1d64419483b97f642009fd">  358</a></span>&#160;<span class="preprocessor">#define ID_ADC           80 </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga20fe08f8d0b2a4e6c0dbb2371aacadb0">  359</a></span>&#160;<span class="preprocessor">#define ID_AC            81 </span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#ga6ce249818b3ff70438a4eff92e49d38e">  360</a></span>&#160;<span class="preprocessor">#define ID_PTC           83 </span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gafef4ee51126d62f24403c9162fcaa396">  361</a></span>&#160;<span class="preprocessor">#define ID_RFCTRL        85 </span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__id.html#gad0762589e782b5eca161d9d344306da7">  363</a></span>&#160;<span class="preprocessor">#define ID_PERIPH_COUNT  86 </span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define AC                            (0x42004400U) </span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC                           (0x42004000U) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DMAC                          (0x41004800U) </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DSU                           (0x41002000U) </span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define EIC                           (0x40001800U) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define EVSYS                         (0x42000400U) </span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define GCLK                          (0x40000C00U) </span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define MTB                           (0x41006000U) </span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define NVMCTRL                       (0x41004000U) </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define NVMCTRL_CAL                   (0x00800000U) </span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCKBIT               (0x00802000U) </span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define NVMCTRL_OTP1                  (0x00806000U) </span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define NVMCTRL_OTP2                  (0x00806008U) </span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define NVMCTRL_OTP4                  (0x00806020U) </span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define NVMCTRL_TEMP_LOG              (0x00806030U) </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define NVMCTRL_USER                  (0x00804000U) </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define PAC0                          (0x40000000U) </span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PAC1                          (0x41000000U) </span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define PAC2                          (0x42000000U) </span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PM                            (0x40000400U) </span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PORT                          (0x41004400U) </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PORT_IOBUS                    (0x60000000U) </span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define RFCTRL                        (0x42005400U) </span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RTC                           (0x40001400U) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define SERCOM0                       (0x42000800U) </span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define SERCOM1                       (0x42000C00U) </span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define SERCOM2                       (0x42001000U) </span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define SERCOM3                       (0x42001400U) </span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define SERCOM4                       (0x42001800U) </span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define SERCOM5                       (0x42001C00U) </span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define SYSCTRL                       (0x40000800U) </span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define TC3                           (0x42002C00U) </span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define TC4                           (0x42003000U) </span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define TC5                           (0x42003400U) </span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define TCC0                          (0x42002000U) </span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define TCC1                          (0x42002400U) </span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define TCC2                          (0x42002800U) </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define USB                           (0x41005000U) </span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define WDT                           (0x40001000U) </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga67d1a34c515736c571484ec2a3543da5">  413</a></span>&#160;<span class="preprocessor">#define AC                ((Ac       *)0x42004400U) </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga4bb4da47440a75059a698577c3038483">  414</a></span>&#160;<span class="preprocessor">#define AC_INST_NUM       1                         </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga02e4d15d1fb2a4b3b8440ce6ffede047">  415</a></span>&#160;<span class="preprocessor">#define AC_INSTS          { AC }                    </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga54d148b91f3d356713f7e367a2243bea">  417</a></span>&#160;<span class="preprocessor">#define ADC               ((Adc      *)0x42004000U) </span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gac539e8e2e65134854344ceb66b3bab64">  418</a></span>&#160;<span class="preprocessor">#define ADC_INST_NUM      1                         </span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gac8cdf23f347cb42af81b527251ff1dd5">  419</a></span>&#160;<span class="preprocessor">#define ADC_INSTS         { ADC }                   </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga9f8bc0e77445ff4bc6fc2db5c2828667">  421</a></span>&#160;<span class="preprocessor">#define DMAC              ((Dmac     *)0x41004800U) </span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga31ad3fc52c58ae5ac7b44d6cf3d950f5">  422</a></span>&#160;<span class="preprocessor">#define DMAC_INST_NUM     1                         </span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gab1e67e0f9f094c76ae0740cd030b4326">  423</a></span>&#160;<span class="preprocessor">#define DMAC_INSTS        { DMAC }                  </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga64552f972ce1670686fb30eb48ae1797">  425</a></span>&#160;<span class="preprocessor">#define DSU               ((Dsu      *)0x41002000U) </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga6496ebdaeee317b3afd0e1d867a12318">  426</a></span>&#160;<span class="preprocessor">#define DSU_INST_NUM      1                         </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaf0d80f8f8a1e7a6320587be7defa5fbe">  427</a></span>&#160;<span class="preprocessor">#define DSU_INSTS         { DSU }                   </span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga27183a94584b5fca7e1207ce7a79782a">  429</a></span>&#160;<span class="preprocessor">#define EIC               ((Eic      *)0x40001800U) </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga60399071a15698b02e60c024082fcaee">  430</a></span>&#160;<span class="preprocessor">#define EIC_INST_NUM      1                         </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga6cde9c1621d07e94617a55185fd37aa8">  431</a></span>&#160;<span class="preprocessor">#define EIC_INSTS         { EIC }                   </span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga9e745464ad55101201203e77e762b8d1">  433</a></span>&#160;<span class="preprocessor">#define EVSYS             ((Evsys    *)0x42000400U) </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga583d75632c4ff28dfacb316701432719">  434</a></span>&#160;<span class="preprocessor">#define EVSYS_INST_NUM    1                         </span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga0af5305dde743bb82fbe58740726c78f">  435</a></span>&#160;<span class="preprocessor">#define EVSYS_INSTS       { EVSYS }                 </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga23f9186cfd6ee5e60c8485315183271f">  437</a></span>&#160;<span class="preprocessor">#define GCLK              ((Gclk     *)0x40000C00U) </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae4b5dc7eb760330c53681cda768fe9a2">  438</a></span>&#160;<span class="preprocessor">#define GCLK_INST_NUM     1                         </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaa628d67bafdc0077c685b79f3344decb">  439</a></span>&#160;<span class="preprocessor">#define GCLK_INSTS        { GCLK }                  </span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga09636f7f0071f50666d5747d44c6b94e">  441</a></span>&#160;<span class="preprocessor">#define MTB               ((Mtb      *)0x41006000U) </span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga9ab4175347e0c210cf409140367a4066">  442</a></span>&#160;<span class="preprocessor">#define MTB_INST_NUM      1                         </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gafe3245cddfc6d3cb5c9a3f9fa99230fe">  443</a></span>&#160;<span class="preprocessor">#define MTB_INSTS         { MTB }                   </span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gad18608913d3d6e423f3a79d84348910a">  445</a></span>&#160;<span class="preprocessor">#define NVMCTRL           ((Nvmctrl  *)0x41004000U) </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga0c60c42c3cf35f9e8af5c3228d9e7147">  446</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CAL                   (0x00800000U) </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gad9901bcc2e9b40d87308e0d1e9557d1a">  447</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCKBIT               (0x00802000U) </span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga6ebf76a96eae94342ff79fce4311baf3">  448</a></span>&#160;<span class="preprocessor">#define NVMCTRL_OTP1                  (0x00806000U) </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae182b953c491f84c19d160a97c7d2584">  449</a></span>&#160;<span class="preprocessor">#define NVMCTRL_OTP2                  (0x00806008U) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga138b4aca5a0446a745fe143c1dca8165">  450</a></span>&#160;<span class="preprocessor">#define NVMCTRL_OTP4                  (0x00806020U) </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae900d443ec6d7cf1c90d21b6662fa447">  451</a></span>&#160;<span class="preprocessor">#define NVMCTRL_TEMP_LOG              (0x00806030U) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga7a7a83a5753fa323b61536e396083c99">  452</a></span>&#160;<span class="preprocessor">#define NVMCTRL_USER                  (0x00804000U) </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga13ad0ecfdddf1ba98ff430146e106ad9">  453</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INST_NUM  1                         </span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga89f9b65723089d64dc46c4c5ac60d1e0">  454</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INSTS     { NVMCTRL }               </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga193491199100ba87dcdbb8d50837fb62">  456</a></span>&#160;<span class="preprocessor">#define PAC0              ((Pac      *)0x40000000U) </span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gabb124870d8c9b22f4aa20dde26757c1d">  457</a></span>&#160;<span class="preprocessor">#define PAC1              ((Pac      *)0x41000000U) </span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae177007ea320b0310a48d5810028ecab">  458</a></span>&#160;<span class="preprocessor">#define PAC2              ((Pac      *)0x42000000U) </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga42bad78810a2b438b30d2c321bcfacd7">  459</a></span>&#160;<span class="preprocessor">#define PAC_INST_NUM      3                         </span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga55eb07e1f77514010d2b832ebe1c99a5">  460</a></span>&#160;<span class="preprocessor">#define PAC_INSTS         { PAC0, PAC1, PAC2 }      </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga23c7d58108d99a089ce0824823e6b950">  462</a></span>&#160;<span class="preprocessor">#define PM                ((Pm       *)0x40000400U) </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaa9ae00107674dbef876c5f1d19033054">  463</a></span>&#160;<span class="preprocessor">#define PM_INST_NUM       1                         </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga8706ce17cb90c1800b8bccd415e9251d">  464</a></span>&#160;<span class="preprocessor">#define PM_INSTS          { PM }                    </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga614217d263be1fb1a5f76e2ff7be19a2">  466</a></span>&#160;<span class="preprocessor">#define PORT              ((Port     *)0x41004400U) </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gafb94fe0c3ae0b887c1b1c49bf65dea12">  467</a></span>&#160;<span class="preprocessor">#define PORT_IOBUS        ((Port     *)0x60000000U) </span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gac581aef3aa2ab0b067ee84aa3443be17">  468</a></span>&#160;<span class="preprocessor">#define PORT_INST_NUM     1                         </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga58dbd6d300ad7fca1c3f7a685edd26de">  469</a></span>&#160;<span class="preprocessor">#define PORT_INSTS        { PORT }                  </span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define PTC_GCLK_ID       34</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga335bd4b3cca8fcb7c1ef4ceb811bf441">  472</a></span>&#160;<span class="preprocessor">#define PTC_INST_NUM      1                         </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga251f024ca600a98a28cbaa03d22fde0e">  473</a></span>&#160;<span class="preprocessor">#define PTC_INSTS         { PTC }                   </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga169f3220fb2231d0c6c3a8fd5f43a9da">  475</a></span>&#160;<span class="preprocessor">#define RFCTRL            ((Rfctrl   *)0x42005400U) </span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaf91138e4ff58e1a9d657d9e4fd530bca">  476</a></span>&#160;<span class="preprocessor">#define RFCTRL_INST_NUM   1                         </span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gabf0197f49ae19a66a6987027788ef1bf">  477</a></span>&#160;<span class="preprocessor">#define RFCTRL_INSTS      { RFCTRL }                </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga5359a088f5d8b20ce74d920e46059304">  479</a></span>&#160;<span class="preprocessor">#define RTC               ((Rtc      *)0x40001400U) </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaa60e91b52e1886f06e68901250d0f7ff">  480</a></span>&#160;<span class="preprocessor">#define RTC_INST_NUM      1                         </span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gadf318081bc13d8cc65280fb772db8ba7">  481</a></span>&#160;<span class="preprocessor">#define RTC_INSTS         { RTC }                   </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae5473788457bad0e69ad9d7f22ed404f">  483</a></span>&#160;<span class="preprocessor">#define SERCOM0           ((Sercom   *)0x42000800U) </span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga130d7d7bc9ef1da1ba1bd094b42449d7">  484</a></span>&#160;<span class="preprocessor">#define SERCOM1           ((Sercom   *)0x42000C00U) </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga918e4c85993961a115bb23b4bb73a87f">  485</a></span>&#160;<span class="preprocessor">#define SERCOM2           ((Sercom   *)0x42001000U) </span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gac9f8240be5a40b46cb09617323ebc7e3">  486</a></span>&#160;<span class="preprocessor">#define SERCOM3           ((Sercom   *)0x42001400U) </span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gad48343faa88820b8f552aa1eaf66f00a">  487</a></span>&#160;<span class="preprocessor">#define SERCOM4           ((Sercom   *)0x42001800U) </span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga8785a316e608cb0a218f2a59655d6037">  488</a></span>&#160;<span class="preprocessor">#define SERCOM5           ((Sercom   *)0x42001C00U) </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga75f7d8cff25db3f1353efb6f7990fce5">  489</a></span>&#160;<span class="preprocessor">#define SERCOM_INST_NUM   6                         </span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gadb03dbe1ef2a3400f0a16b58948053a7">  490</a></span>&#160;<span class="preprocessor">#define SERCOM_INSTS      { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } </span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">  492</a></span>&#160;<span class="preprocessor">#define SYSCTRL           ((Sysctrl  *)0x40000800U) </span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga495a137cee2c9c865f8dbab50616d71f">  493</a></span>&#160;<span class="preprocessor">#define SYSCTRL_INST_NUM  1                         </span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga5fe4eb4329cd6e474576a0adb5be13c0">  494</a></span>&#160;<span class="preprocessor">#define SYSCTRL_INSTS     { SYSCTRL }               </span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga96dbeca00ecf683666f989fbc2425d89">  496</a></span>&#160;<span class="preprocessor">#define TC3               ((Tc       *)0x42002C00U) </span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga877f51fe7311fbc9c49c966ba738be05">  497</a></span>&#160;<span class="preprocessor">#define TC4               ((Tc       *)0x42003000U) </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga410ec3addea710896df03e12e3fb75da">  498</a></span>&#160;<span class="preprocessor">#define TC5               ((Tc       *)0x42003400U) </span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga7895260bd2341a4b228dd6402c507c75">  499</a></span>&#160;<span class="preprocessor">#define TC_INST_NUM       3                         </span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga7661dbfecc08b2fb20b38c91004456f3">  500</a></span>&#160;<span class="preprocessor">#define TC_INSTS          { TC3, TC4, TC5 }         </span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga99138b66570ac6a4b370ce5c3b52cd9f">  502</a></span>&#160;<span class="preprocessor">#define TCC0              ((Tcc      *)0x42002000U) </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gadd92e1743edad42328471d8ed6d00a6d">  503</a></span>&#160;<span class="preprocessor">#define TCC1              ((Tcc      *)0x42002400U) </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga121a04059fe14ada844fa8b342359d6e">  504</a></span>&#160;<span class="preprocessor">#define TCC2              ((Tcc      *)0x42002800U) </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga592c28355fa7a9529ac689a33d039fb1">  505</a></span>&#160;<span class="preprocessor">#define TCC_INST_NUM      3                         </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga2c3bec33cd9ed028f65c14d67c6c5326">  506</a></span>&#160;<span class="preprocessor">#define TCC_INSTS         { TCC0, TCC1, TCC2 }      </span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga779bf099075a999d1074357fccbd466b">  508</a></span>&#160;<span class="preprocessor">#define USB               ((Usb      *)0x41005000U) </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gaadb3b7fba8eac6fbccab507d0cdd75da">  509</a></span>&#160;<span class="preprocessor">#define USB_INST_NUM      1                         </span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gae914fabf48ea56af34ccce34ab95a6c0">  510</a></span>&#160;<span class="preprocessor">#define USB_INSTS         { USB }                   </span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#ga9646f603341e1ee220bf5d9948f05cb0">  512</a></span>&#160;<span class="preprocessor">#define WDT               ((Wdt      *)0x40001000U) </span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gafac1297a6a4da34e5ff29b61dfb5552e">  513</a></span>&#160;<span class="preprocessor">#define WDT_INST_NUM      1                         </span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__base.html#gacde2ac91a26c9c096b18f47009b48b81">  514</a></span>&#160;<span class="preprocessor">#define WDT_INSTS         { WDT }                   </span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#include &quot;pio/pio_samr21g18a.h&quot;</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gae69620948dea1b76e0ab7843ab719db7">  532</a></span>&#160;<span class="preprocessor">#define FLASH_SIZE            0x40000 </span><span class="comment">/* 256 kB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define FLASH_PAGE_SIZE       64</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define FLASH_NB_OF_PAGES     4096</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define FLASH_USER_PAGE_SIZE  64</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define HMCRAMC0_SIZE         0x8000 </span><span class="comment">/* 32 kB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga485a21e55bcc66416a04d2fec83513fa">  537</a></span>&#160;<span class="preprocessor">#define FLASH_ADDR            (0x00000000U) </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#ga263dc504b29b21d616514ac65000957e">  538</a></span>&#160;<span class="preprocessor">#define FLASH_USER_PAGE_ADDR  (0x00800000U) </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__cpu__specific__SAMR21G18A__definitions.html#gab60016bed594251a4955f546002d126f">  539</a></span>&#160;<span class="preprocessor">#define HMCRAMC0_ADDR         (0x20000000U) </span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define DSU_DID_RESETVALUE    0x10010019</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define EIC_EXTINT_NUM        16</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define PORT_GROUPS           3</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SIP_CONFIG            RF233</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAMR21G18A_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083adb4772651d36d91686d77e8437abe8a6"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adb4772651d36d91686d77e8437abe8a6">PM_IRQn</a></div><div class="ttdoc">0 SAMR21G18A Power Manager (PM) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00103">samd21.h:103</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdoc">Write only 32-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00074">samd21.h:74</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d">TC3_IRQn</a></div><div class="ttdoc">18 SAMR21G18A Basic Timer Counter 3 (TC3) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00121">samd21.h:121</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a050632df3441af36eb040640b3c61857"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a050632df3441af36eb040640b3c61857">SERCOM2_IRQn</a></div><div class="ttdoc">11 SAMR21G18A Serial Communication Interface 2 (SERCOM2) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00114">samd21.h:114</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdoc">Read-Write 32-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00077">samd21.h:77</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_ga12995cc01a255235621d0597f60fc214"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a></div><div class="ttdeci">volatile uint32_t WoReg8</div><div class="ttdoc">Write only 8-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00076">samd21.h:76</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a571b76cb88493f05bfe9bd4733e80a20"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a571b76cb88493f05bfe9bd4733e80a20">DMAC_IRQn</a></div><div class="ttdoc">6 SAMR21G18A Direct Memory Access Controller (DMAC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00109">samd21.h:109</a></div></div>
<div class="ttc" id="group__CC2538__cmsis_html_ga6303e1f258cbdc1f970ce579cc015623"><div class="ttname"><a href="group__CC2538__cmsis.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a></div><div class="ttdeci">void PendSV_Handler(void)</div><div class="ttdoc">PendSV handler. </div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">Interrupt Number Definition. </div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a243541e12cd7da23479c6d77758012cc"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a243541e12cd7da23479c6d77758012cc">PTC_IRQn</a></div><div class="ttdoc">26 SAMR21G18A Peripheral Touch Controller (PTC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00129">samd21.h:129</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdoc">14 Cortex-M0+ Pend SV Interrupt </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00100">samd21.h:100</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a14cf381e1a271022130551e8d67ad1fe"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a14cf381e1a271022130551e8d67ad1fe">EVSYS_IRQn</a></div><div class="ttdoc">8 SAMR21G18A Event System Interface (EVSYS) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00111">samd21.h:111</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb">TC4_IRQn</a></div><div class="ttdoc">19 SAMR21G18A Basic Timer Counter 4 (TC4) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00122">samd21.h:122</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_gae361754be775bb192f85821d3ab33c17"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a></div><div class="ttdeci">volatile uint8_t RwReg8</div><div class="ttdoc">Read-Write 8-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00079">samd21.h:79</a></div></div>
<div class="ttc" id="group__CC2538__cmsis_html_gae7ee340978f5c25f52f0cad1457c6616"><div class="ttname"><a href="group__CC2538__cmsis.html#gae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a></div><div class="ttdeci">void Reset_Handler(void)</div><div class="ttdoc">Reset handler. </div></div>
<div class="ttc" id="group__CC2538__cmsis_html_gab5e09814056d617c521549e542639b7e"><div class="ttname"><a href="group__CC2538__cmsis.html#gab5e09814056d617c521549e542639b7e">SysTick_Handler</a></div><div class="ttdeci">void SysTick_Handler(void)</div><div class="ttdoc">SysTick handler. </div></div>
<div class="ttc" id="group__CC2538__cmsis_html_ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><div class="ttname"><a href="group__CC2538__cmsis.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a></div><div class="ttdeci">void NMI_Handler(void)</div><div class="ttdoc">NMI handler. </div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a0afa132c82e4d3afe70dfd975be9e6e8"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0afa132c82e4d3afe70dfd975be9e6e8">TCC2_IRQn</a></div><div class="ttdoc">17 SAMR21G18A Timer Counter Control 2 (TCC2) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00120">samd21.h:120</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a></div><div class="ttdoc">27 SAMR21G18A Inter-IC Sound Interface (I2S) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00130">samd21.h:130</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_gacce07556c80fc352ae607f225f19fed5"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a></div><div class="ttdeci">volatile uint16_t RwReg16</div><div class="ttdoc">Read-Write 16-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00078">samd21.h:78</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a282cc96c2f65f4c740878227cfa0ac28"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a282cc96c2f65f4c740878227cfa0ac28">TCC0_IRQn</a></div><div class="ttdoc">15 SAMR21G18A Timer Counter Control 0 (TCC0) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00118">samd21.h:118</a></div></div>
<div class="ttc" id="struct__DeviceVectors_html"><div class="ttname"><a href="struct__DeviceVectors.html">_DeviceVectors</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00135">samd21.h:135</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdoc">Read only 8-bit register (volatile const unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00068">samd21.h:68</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdoc">3 Cortex-M0+ Hard Fault Interrupt </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00098">samd21.h:98</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a7de56c2fd252934ef8204200fde5cc17"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7de56c2fd252934ef8204200fde5cc17">SERCOM0_IRQn</a></div><div class="ttdoc">9 SAMR21G18A Serial Communication Interface 0 (SERCOM0) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00112">samd21.h:112</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083ae19aa80e84d6404afe3c8e4edf3118ab"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae19aa80e84d6404afe3c8e4edf3118ab">SERCOM1_IRQn</a></div><div class="ttdoc">10 SAMR21G18A Serial Communication Interface 1 (SERCOM1) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00113">samd21.h:113</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_gaebf6e33c2d49a802e06e22a95ea9d0d0"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a></div><div class="ttdeci">volatile const uint16_t RoReg16</div><div class="ttdoc">Read only 16-bit register (volatile const unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00067">samd21.h:67</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a6395b50b5d103bc4e8e662bf1565d7d5"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6395b50b5d103bc4e8e662bf1565d7d5">SYSCTRL_IRQn</a></div><div class="ttdoc">1 SAMR21G18A System Control (SYSCTRL) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00104">samd21.h:104</a></div></div>
<div class="ttc" id="group__CC2538__cmsis_html_ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><div class="ttname"><a href="group__CC2538__cmsis.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a></div><div class="ttdeci">void SVC_Handler(void)</div><div class="ttdoc">SVC handler. </div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdoc">3 SAMR21G18A Real-Time Counter (RTC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00106">samd21.h:106</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a272983763da38a9d268167f2f7d31d79"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a272983763da38a9d268167f2f7d31d79">SERCOM5_IRQn</a></div><div class="ttdoc">14 SAMR21G18A Serial Communication Interface 5 (SERCOM5) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00117">samd21.h:117</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22">PERIPH_COUNT_IRQn</a></div><div class="ttdoc">Number of peripheral IDs. </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00132">samd21.h:132</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdoc">Read only 32-bit register (volatile const unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00066">samd21.h:66</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a34da89bb41e38a1e619624f9f1472351"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a34da89bb41e38a1e619624f9f1472351">AC_IRQn</a></div><div class="ttdoc">24 SAMR21G18A Analog Comparators (AC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00127">samd21.h:127</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a></div><div class="ttdoc">2 SAMR21G18A Watchdog Timer (WDT) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00105">samd21.h:105</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083ab11153ec56e41cd24fca360d3babf75e"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab11153ec56e41cd24fca360d3babf75e">SERCOM3_IRQn</a></div><div class="ttdoc">12 SAMR21G18A Serial Communication Interface 3 (SERCOM3) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00115">samd21.h:115</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083af79af3fab866057a9b79b2cae4214aa0"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083af79af3fab866057a9b79b2cae4214aa0">EIC_IRQn</a></div><div class="ttdoc">4 SAMR21G18A External Interrupt Controller (EIC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00107">samd21.h:107</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f">TC5_IRQn</a></div><div class="ttdoc">20 SAMR21G18A Basic Timer Counter 5 (TC5) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00123">samd21.h:123</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8">TC7_IRQn</a></div><div class="ttdoc">22 SAMR21G18A Basic Timer Counter 7 (TC7) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00125">samd21.h:125</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43">TC6_IRQn</a></div><div class="ttdoc">21 SAMR21G18A Basic Timer Counter 6 (TC6) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00124">samd21.h:124</a></div></div>
<div class="ttc" id="group__CC2538__cmsis_html_ga2bffc10d5bd4106753b7c30e86903bea"><div class="ttname"><a href="group__CC2538__cmsis.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a></div><div class="ttdeci">void HardFault_Handler(void)</div><div class="ttdoc">Hard fault handler. </div></div>
<div class="ttc" id="group__CC2538__cmsis_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__CC2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">Interrupt Number Definition. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_8h_source.html#l00033">cc2538.h:33</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdoc">2 Non Maskable Interrupt </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00097">samd21.h:97</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdoc">15 Cortex-M0+ System Tick Interrupt </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00101">samd21.h:101</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083acbc91fef2770afda2e0be994e2bf27a6"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083acbc91fef2770afda2e0be994e2bf27a6">TCC1_IRQn</a></div><div class="ttdoc">16 SAMR21G18A Timer Counter Control 1 (TCC1) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00119">samd21.h:119</a></div></div>
<div class="ttc" id="group__cpu__specific__SAMR21G18A__definitions_html_ga0ab0e5f6c8301aa1c2068e511d854094"><div class="ttname"><a href="group__cpu__specific__SAMR21G18A__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a></div><div class="ttdeci">volatile uint16_t WoReg16</div><div class="ttdoc">Write only 16-bit register (volatile unsigned int) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00075">samd21.h:75</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a></div><div class="ttdoc">25 SAMR21G18A Digital Analog Converter (DAC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00128">samd21.h:128</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a3a96e5f663c92af52124cdfc38e691b8"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3a96e5f663c92af52124cdfc38e691b8">NVMCTRL_IRQn</a></div><div class="ttdoc">5 SAMR21G18A Non-Volatile Memory Controller (NVMCTRL) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00108">samd21.h:108</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdoc">23 SAMR21G18A Analog Digital Converter (ADC) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00126">samd21.h:126</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdoc">11 Cortex-M0+ SV Call Interrupt </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00099">samd21.h:99</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083aebb4badf538744190c6e7b06c07c20ef"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aebb4badf538744190c6e7b06c07c20ef">SERCOM4_IRQn</a></div><div class="ttdoc">13 SAMR21G18A Serial Communication Interface 4 (SERCOM4) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00116">samd21.h:116</a></div></div>
<div class="ttc" id="group__SAMR21G18A__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group__SAMR21G18A__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdoc">7 SAMR21G18A Universal Serial Bus (USB) </div><div class="ttdef"><b>Definition:</b> <a href="samd21_8h_source.html#l00110">samd21.h:110</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_3afdddca265d692f4f1402715ed8ffea.html">samd21</a></li><li class="navelem"><a class="el" href="dir_37113da910789d288641a4ecfe417928.html">include</a></li><li class="navelem"><b>samd21.h</b></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:16 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
