OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           14          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11880.
[INFO CTS-0047]     Number of keys in characterization LUT: 1600.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0357] virtual clock clk can not be propagated.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1527_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1527_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1527_/Q (DLH_X1)
     1    1.73                           mem[0][10] (net)
                  0.01    0.00    0.06 ^ _1064_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _1064_/ZN (NAND2_X1)
     1    1.53                           _0450_ (net)
                  0.01    0.00    0.07 v _1065_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _1065_/ZN (NAND3_X1)
     1    2.34                           net30 (net)
                  0.01    0.00    0.09 ^ output30/A (BUF_X1)
                  0.01    0.02    0.11 ^ output30/Z (BUF_X1)
     1    1.29                           rdata_a_o[10] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[10] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.0943119004368782

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4750

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.94831085205078

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1774

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
100.3482

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
799.6519

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
796.877174

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.65e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.43e-07   1.95e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-07   2.62e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       0.9%      97.9%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1527_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1527_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1527_/Q (DLH_X1)
     1    1.73                           mem[0][10] (net)
                  0.01    0.00    0.06 ^ _1064_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _1064_/ZN (NAND2_X1)
     1    1.53                           _0450_ (net)
                  0.01    0.00    0.07 v _1065_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _1065_/ZN (NAND3_X1)
     1    2.34                           net30 (net)
                  0.01    0.00    0.09 ^ output30/A (BUF_X1)
                  0.01    0.02    0.11 ^ output30/Z (BUF_X1)
     1    1.29                           rdata_a_o[10] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[10] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.0943119004368782

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4750

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.94831085205078

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1774

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
100.3482

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
799.6519

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
796.877174

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.65e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.43e-07   1.95e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-07   2.62e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       0.9%      97.9%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000

Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            7408.2 u
legalized HPWL           7589.8 u
delta HPWL                    2 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            7589.8 u
legalized HPWL           7589.8 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1527_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1527_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1527_/Q (DLH_X1)
     1    1.76                           mem[0][10] (net)
                  0.01    0.00    0.06 ^ _1064_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _1064_/ZN (NAND2_X1)
     1    1.59                           _0450_ (net)
                  0.01    0.00    0.07 v _1065_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _1065_/ZN (NAND3_X1)
     1    2.33                           net30 (net)
                  0.01    0.00    0.09 ^ output30/A (BUF_X1)
                  0.01    0.02    0.11 ^ output30/Z (BUF_X1)
     1    1.29                           rdata_a_o[10] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[10] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.62                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.54                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.90                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.47                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.54                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.71                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.62                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.54                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.90                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.47                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.54                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.71                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.0948278084397316

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4776

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
19.393577575683594

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1816

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
100.3468

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
799.6533

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
796.889687

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.72e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.43e-07   1.95e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-07   2.63e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       0.9%      97.9%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000

Elapsed time: 0:03.51[h:]min:sec. CPU time: user 3.46 sys 0.04 (99%). Peak memory: 119396KB.
