vhdl xil_defaultlib  \
"d:/WorkingStation/Vivado/cse362/Lab 0/Lab 0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \

nosort
