// Seed: 2634650635
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    output supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wand id_16,
    output supply1 id_17,
    input uwire id_18,
    input wire id_19,
    output wire id_20,
    output tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    output tri id_24,
    output wand id_25,
    input supply0 id_26
    , id_39,
    output wand id_27,
    input wor id_28,
    input wire id_29,
    output wire id_30,
    output tri0 id_31,
    input supply1 id_32
    , id_40,
    input supply0 id_33,
    output supply1 id_34,
    output tri0 id_35,
    input tri0 id_36,
    input tri1 id_37
);
  module_0(
      id_40, id_40, id_39, id_39, id_39, id_40
  );
  wire id_41, id_42, id_43, id_44, id_45, id_46, id_47, id_48, id_49, id_50, id_51, id_52;
endmodule
