Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Nov 19 23:28:10 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_tx_top_timing_summary_routed.rpt -pb hdmi_tx_top_timing_summary_routed.pb -rpx hdmi_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design            : hdmi_tx_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.917        0.000                      0                  388        0.024        0.000                      0                  388        0.750        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0   {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0  {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                0.750        0.000                       0                     1  
  clk_27m_clk_wiz_0        34.655        0.000                      0                  224        0.024        0.000                      0                  224       18.244        0.000                       0                   135  
  clk_297m_clk_wiz_0        1.917        0.000                      0                  135        0.046        0.000                      0                  135        1.409        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_27m_clk_wiz_0  clk_27m_clk_wiz_0       36.021        0.000                      0                   29        0.201        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_27m_clk_wiz_0                       
(none)              clk_297m_clk_wiz_0                      
(none)                                  clk_27m_clk_wiz_0   
(none)                                  clk_297m_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.275ns (12.664%)  route 1.896ns (87.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 40.834 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.218ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.781     5.666    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.948    40.834    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                         clock pessimism             -0.372    40.462    
                         clock uncertainty           -0.080    40.381    
    SLICE_X43Y7          FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    40.321    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.321    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.275ns (13.929%)  route 1.699ns (86.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.218ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.584     5.469    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.372    40.456    
                         clock uncertainty           -0.080    40.375    
    SLICE_X42Y7          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    40.314    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.314    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.275ns (13.929%)  route 1.699ns (86.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.218ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.584     5.469    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism             -0.372    40.456    
                         clock uncertainty           -0.080    40.375    
    SLICE_X42Y7          FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    40.314    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.314    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.275ns (17.270%)  route 1.317ns (82.730%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 40.828 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.218ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.202     5.087    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.943    40.828    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism             -0.372    40.457    
                         clock uncertainty           -0.080    40.376    
    SLICE_X42Y7          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    40.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.315    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.275ns (17.270%)  route 1.317ns (82.730%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 40.828 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.218ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.202     5.087    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.943    40.828    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism             -0.372    40.457    
                         clock uncertainty           -0.080    40.376    
    SLICE_X42Y7          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    40.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.315    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.275ns (17.270%)  route 1.317ns (82.730%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 40.828 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.218ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.202     5.087    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.943    40.828    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism             -0.372    40.457    
                         clock uncertainty           -0.080    40.376    
    SLICE_X42Y7          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    40.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.315    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.243ns (14.507%)  route 1.432ns (85.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 40.828 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.218ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.341     4.739    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y7          LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.068     4.807 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]_i_1/O
                         net (fo=1, routed)           0.363     5.170    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.943    40.828    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism             -0.372    40.457    
                         clock uncertainty           -0.080    40.376    
    SLICE_X42Y7          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.401    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.401    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.238ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.275ns (17.391%)  route 1.306ns (82.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.218ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.387     4.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.885 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.191     5.076    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                         clock pessimism             -0.372    40.456    
                         clock uncertainty           -0.080    40.375    
    SLICE_X42Y5          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    40.314    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.314    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 35.238    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.276ns (18.892%)  route 1.185ns (81.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.218ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.398     4.797    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y7          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.898 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.058     4.956    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.372    40.456    
                         clock uncertainty           -0.080    40.375    
    SLICE_X42Y7          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.400    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.400    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.276ns (19.019%)  route 1.175ns (80.981%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.218ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.729     4.302    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X43Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.398 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.389     4.787    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X42Y5          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.888 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=1, routed)           0.058     4.946    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                         clock pessimism             -0.372    40.456    
                         clock uncertainty           -0.080    40.375    
    SLICE_X42Y5          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.400    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.400    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 35.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.533%)  route 0.089ns (52.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.942ns (routing 1.218ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.188ns (routing 1.342ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.942     3.791    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.850 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.060     3.910    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg_0
    SLICE_X42Y5          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     3.932 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.029     3.961    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.188     3.506    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.372     3.878    
    SLICE_X42Y5          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.938    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.591%)  route 0.050ns (48.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.206ns (routing 0.736ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.825ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.206     2.217    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.256 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/Q
                         net (fo=10, routed)          0.034     2.290    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[5]
    SLICE_X41Y6          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     2.304 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[8]_i_1/O
                         net (fo=1, routed)           0.016     2.320    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[8]_i_1_n_0
    SLICE_X41Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.370     2.040    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/C
                         clock pessimism              0.201     2.241    
    SLICE_X41Y6          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.287    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i2c_config/lut_index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.107%)  route 0.068ns (52.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.196ns (routing 0.736ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.825ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.196     2.207    i2c_config/clk_27m
    SLICE_X39Y11         FDCE                                         r  i2c_config/lut_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.247 r  i2c_config/lut_index_reg[6]/Q
                         net (fo=6, routed)           0.061     2.309    i2c_config/lut_index[6]
    SLICE_X40Y11         LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.021     2.330 r  i2c_config/lut_index[8]_i_1/O
                         net (fo=1, routed)           0.007     2.337    i2c_config/lut_index0_in[8]
    SLICE_X40Y11         FDCE                                         r  i2c_config/lut_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.027    i2c_config/clk_27m
    SLICE_X40Y11         FDCE                                         r  i2c_config/lut_index_reg[8]/C
                         clock pessimism              0.229     2.256    
    SLICE_X40Y11         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.303    i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.094ns (44.560%)  route 0.117ns (55.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.931ns (routing 1.218ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.342ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     3.779    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X39Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.838 f  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/Q
                         net (fo=6, routed)           0.095     3.933    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/Q[2]
    SLICE_X40Y7          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.968 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_1/O
                         net (fo=1, routed)           0.022     3.990    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.203     3.520    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/C
                         clock pessimism              0.372     3.892    
    SLICE_X40Y7          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.952    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.278%)  route 0.075ns (58.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.206ns (routing 0.736ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.825ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.206     2.217    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y7          FDCE                                         r  i2c_config/i2c_master_top_m0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.256 r  i2c_config/i2c_master_top_m0/start_reg/Q
                         net (fo=7, routed)           0.059     2.316    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]
    SLICE_X39Y6          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.330 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.016     2.346    i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X39Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.360     2.031    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X39Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.229     2.260    
    SLICE_X39Y6          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.306    i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.095ns (44.402%)  route 0.119ns (55.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.931ns (routing 1.218ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.342ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     3.779    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X39Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.838 r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/Q
                         net (fo=6, routed)           0.095     3.933    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/Q[2]
    SLICE_X40Y7          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     3.969 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[10]_i_1/O
                         net (fo=1, routed)           0.024     3.993    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[10]_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.203     3.520    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/C
                         clock pessimism              0.372     3.892    
    SLICE_X40Y7          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.952    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.205ns (routing 0.736ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.825ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.205     2.216    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.255 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.058     2.313    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X42Y4          FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.367     2.038    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism              0.184     2.222    
    SLICE_X42Y4          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.269    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.114%)  route 0.045ns (45.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.199ns (routing 0.736ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.825ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.199     2.210    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.249 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=6, routed)           0.028     2.277    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X41Y4          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.291 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     2.308    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.358     2.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.187     2.216    
    SLICE_X41Y4          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.262    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.364%)  route 0.048ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.198ns (routing 0.736ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     2.209    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y9          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.248 r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=33, routed)          0.032     2.280    i2c_config/i2c_master_top_m0/byte_controller/Q[2]
    SLICE_X41Y9          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.294 r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.016     2.310    i2c_config/i2c_master_top_m0/next_state[2]
    SLICE_X41Y9          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y9          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.187     2.215    
    SLICE_X41Y9          FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.261    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config/i2c_write_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.238%)  route 0.048ns (47.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.196ns (routing 0.736ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.825ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.196     2.207    i2c_config/clk_27m
    SLICE_X39Y10         FDRE                                         r  i2c_config/i2c_write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.246 r  i2c_config/i2c_write_req_reg/Q
                         net (fo=5, routed)           0.032     2.279    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]_2
    SLICE_X39Y10         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.293 r  i2c_config/i2c_master_top_m0/i2c_write_req_i_1/O
                         net (fo=1, routed)           0.016     2.309    i2c_config/i2c_master_top_m0_n_5
    SLICE_X39Y10         FDRE                                         r  i2c_config/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.355     2.026    i2c_config/clk_27m
    SLICE_X39Y10         FDRE                                         r  i2c_config/i2c_write_req_reg/C
                         clock pessimism              0.187     2.213    
    SLICE_X39Y10         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.259    i2c_config/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y76  video_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y10  i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X38Y10  i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X39Y10  i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y10  i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y11  i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y8   i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y8   i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y11  i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X38Y10  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X38Y10  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X39Y10  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X39Y10  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X38Y10  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X38Y10  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X39Y10  i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X39Y10  i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.260ns (20.093%)  route 1.034ns (79.907%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 7.370 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.386ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.395     5.034    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.154     7.370    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism             -0.299     7.071    
                         clock uncertainty           -0.061     7.010    
    SLICE_X39Y97         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.950    color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.260ns (20.093%)  route 1.034ns (79.907%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 7.370 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.386ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.395     5.034    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.154     7.370    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[9]/C
                         clock pessimism             -0.299     7.071    
                         clock uncertainty           -0.061     7.010    
    SLICE_X39Y97         FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     6.950    color_bar_gen/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.260ns (20.124%)  route 1.032ns (79.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 7.370 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.386ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.393     5.032    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.154     7.370    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C
                         clock pessimism             -0.299     7.071    
                         clock uncertainty           -0.061     7.010    
    SLICE_X39Y97         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.950    color_bar_gen/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.260ns (20.124%)  route 1.032ns (79.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 7.370 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.386ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.393     5.032    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.154     7.370    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C
                         clock pessimism             -0.299     7.071    
                         clock uncertainty           -0.061     7.010    
    SLICE_X39Y97         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.950    color_bar_gen/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.260ns (20.124%)  route 1.032ns (79.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 7.370 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.386ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.393     5.032    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.154     7.370    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C
                         clock pessimism             -0.299     7.071    
                         clock uncertainty           -0.061     7.010    
    SLICE_X39Y97         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.950    color_bar_gen/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.409ns (30.864%)  route 0.916ns (69.136%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 7.376 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.229     4.868    color_bar_gen/v_cnt_0
    SLICE_X40Y100        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.017 r  color_bar_gen/v_active_i_1/O
                         net (fo=1, routed)           0.048     5.065    color_bar_gen/v_active_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     7.376    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
                         clock pessimism             -0.351     7.025    
                         clock uncertainty           -0.061     6.964    
    SLICE_X40Y100        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.989    color_bar_gen/v_active_reg
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.341ns (27.834%)  route 0.884ns (72.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.428ns (routing 1.526ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.428     3.748    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.827 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.162     3.989    color_bar_gen/v_active
    SLICE_X42Y100        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.099 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.228     4.327    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.479 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.494     4.973    color_bar_gen/rgb_b_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_g_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.341ns (27.834%)  route 0.884ns (72.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.428ns (routing 1.526ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.428     3.748    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.827 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.162     3.989    color_bar_gen/v_active
    SLICE_X42Y100        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.099 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.228     4.327    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.479 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.494     4.973    color_bar_gen/rgb_b_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.341ns (27.834%)  route 0.884ns (72.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.428ns (routing 1.526ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.428     3.748    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.827 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.162     3.989    color_bar_gen/v_active
    SLICE_X42Y100        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.099 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.228     4.327    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.479 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.494     4.973    color_bar_gen/rgb_b_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/hs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.406ns (30.731%)  route 0.915ns (69.269%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 7.376 - 3.367 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.526ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.420     3.740    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.819 f  color_bar_gen/h_cnt_reg[12]/Q
                         net (fo=11, routed)          0.396     4.215    color_bar_gen/h_cnt_reg_n_0_[12]
    SLICE_X40Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.361 f  color_bar_gen/v_cnt[15]_i_5/O
                         net (fo=2, routed)           0.243     4.604    color_bar_gen/v_cnt[15]_i_5_n_0
    SLICE_X39Y101        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.639 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.226     4.865    color_bar_gen/v_cnt_0
    SLICE_X40Y100        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.011 r  color_bar_gen/hs_reg_i_1/O
                         net (fo=1, routed)           0.050     5.061    color_bar_gen/hs_reg_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     7.376    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/hs_reg_reg/C
                         clock pessimism             -0.351     7.025    
                         clock uncertainty           -0.061     6.964    
    SLICE_X40Y100        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.989    color_bar_gen/hs_reg_reg
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  1.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.228%)  route 0.044ns (44.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.928ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.335    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.374 r  color_bar_gen/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.029     2.403    color_bar_gen/v_cnt[7]
    SLICE_X39Y98         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.418 r  color_bar_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     2.433    color_bar_gen/v_cnt[7]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.492     2.163    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.178     2.341    
    SLICE_X39Y98         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.387    color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.271%)  route 0.044ns (41.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.327ns (routing 0.830ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.928ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.327     2.339    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.378 r  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.028     2.405    color_bar_gen/v_active
    SLICE_X40Y100        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     2.427 r  color_bar_gen/v_active_i_1/O
                         net (fo=1, routed)           0.016     2.443    color_bar_gen/v_active_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.497     2.168    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C
                         clock pessimism              0.177     2.345    
    SLICE_X40Y100        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.391    color_bar_gen/v_active_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.128%)  route 0.044ns (41.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.928ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.335    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.374 r  color_bar_gen/v_cnt_reg[8]/Q
                         net (fo=4, routed)           0.028     2.402    color_bar_gen/v_cnt[8]
    SLICE_X39Y98         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.424 r  color_bar_gen/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     2.440    color_bar_gen/v_cnt[8]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.492     2.163    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C
                         clock pessimism              0.178     2.341    
    SLICE_X39Y98         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.387    color_bar_gen/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.062ns (57.658%)  route 0.046ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.328ns (routing 0.830ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.928ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.328     2.339    color_bar_gen/CLK
    SLICE_X40Y103        FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.378 r  color_bar_gen/h_cnt_reg[4]/Q
                         net (fo=15, routed)          0.029     2.407    color_bar_gen/h_cnt_reg_n_0_[4]
    SLICE_X40Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.430 r  color_bar_gen/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     2.447    color_bar_gen/h_cnt[4]
    SLICE_X40Y103        FDCE                                         r  color_bar_gen/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.498     2.169    color_bar_gen/CLK
    SLICE_X40Y103        FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
                         clock pessimism              0.176     2.345    
    SLICE_X40Y103        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.391    color_bar_gen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/active_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.079ns (50.872%)  route 0.076ns (49.128%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.928ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X39Y102        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.373 f  color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=9, routed)           0.062     2.435    color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X40Y102        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.458 r  color_bar_gen/i__carry__0_i_6/O
                         net (fo=1, routed)           0.007     2.465    color_bar_gen/i__carry__0_i_6_n_0
    SLICE_X40Y102        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.482 r  color_bar_gen/active_x0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.007     2.489    color_bar_gen/active_x0[10]
    SLICE_X40Y102        FDCE                                         r  color_bar_gen/active_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.494     2.165    color_bar_gen/CLK
    SLICE_X40Y102        FDCE                                         r  color_bar_gen/active_x_reg[10]/C
                         clock pessimism              0.219     2.384    
    SLICE_X40Y102        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.430    color_bar_gen/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.062ns (55.825%)  route 0.049ns (44.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.321ns (routing 0.830ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.321     2.333    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.034     2.406    color_bar_gen/v_cnt[1]
    SLICE_X39Y100        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.429 r  color_bar_gen/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.444    color_bar_gen/v_cnt[5]_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[5]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y100        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.385    color_bar_gen/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.250%)  route 0.040ns (35.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.321ns (routing 0.830ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.321     2.333    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.034     2.406    color_bar_gen/v_cnt[1]
    SLICE_X39Y100        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.439 r  color_bar_gen/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     2.445    color_bar_gen/v_cnt[3]_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[3]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y100        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.386    color_bar_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.250%)  route 0.040ns (35.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.321ns (routing 0.830ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.321     2.333    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.034     2.406    color_bar_gen/v_cnt[1]
    SLICE_X39Y100        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.033     2.439 r  color_bar_gen/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.445    color_bar_gen/v_cnt[4]_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/v_cnt_reg[4]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y100        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.386    color_bar_gen/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.253%)  route 0.075ns (58.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.928ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X39Y102        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.373 r  color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=9, routed)           0.059     2.432    color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X39Y101        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.446 r  color_bar_gen/h_cnt[12]_i_1/O
                         net (fo=1, routed)           0.016     2.462    color_bar_gen/h_cnt[12]
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.494     2.165    color_bar_gen/CLK
    SLICE_X39Y101        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
                         clock pessimism              0.189     2.354    
    SLICE_X39Y101        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.400    color_bar_gen/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.082ns (51.490%)  route 0.077ns (48.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.928ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X39Y102        FDCE                                         r  color_bar_gen/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.375 r  color_bar_gen/h_cnt_reg[9]/Q
                         net (fo=14, routed)          0.061     2.436    color_bar_gen/h_cnt_reg_n_0_[9]
    SLICE_X40Y103        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     2.477 r  color_bar_gen/h_cnt[15]_i_1/O
                         net (fo=1, routed)           0.016     2.493    color_bar_gen/h_cnt[15]
    SLICE_X40Y103        FDCE                                         r  color_bar_gen/h_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.494     2.165    color_bar_gen/CLK
    SLICE_X40Y103        FDCE                                         r  color_bar_gen/h_cnt_reg[15]/C
                         clock pessimism              0.219     2.384    
    SLICE_X40Y103        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.430    color_bar_gen/h_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y92   video_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3      video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y101  color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y102  color_bar_gen/active_x_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y101  color_bar_gen/active_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y101  color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y101  color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y101  color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y101  color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y102  color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.079ns (10.087%)  route 0.704ns (89.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 40.817 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.704     4.278    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932    40.817    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism             -0.372    40.446    
                         clock uncertainty           -0.080    40.365    
    SLICE_X40Y10         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.299    i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         40.299    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.100%)  route 0.703ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 40.819 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.218ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.703     4.277    i2c_config/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.934    40.819    i2c_config/clk_27m
    SLICE_X40Y10         FDCE                                         r  i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.372    40.448    
                         clock uncertainty           -0.080    40.367    
    SLICE_X40Y10         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    40.301    i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.301    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.100%)  route 0.703ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 40.819 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.218ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.703     4.277    i2c_config/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.934    40.819    i2c_config/clk_27m
    SLICE_X40Y10         FDCE                                         r  i2c_config/lut_index_reg[0]/C
                         clock pessimism             -0.372    40.448    
                         clock uncertainty           -0.080    40.367    
    SLICE_X40Y10         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    40.301    i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         40.301    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.121ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.079ns (11.632%)  route 0.600ns (88.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 40.814 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.218ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.600     4.174    i2c_config/fSDA_reg[0]
    SLICE_X40Y11         FDCE                                         f  i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.928    40.814    i2c_config/clk_27m
    SLICE_X40Y11         FDCE                                         r  i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.372    40.442    
                         clock uncertainty           -0.080    40.361    
    SLICE_X40Y11         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    40.295    i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         40.295    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 36.121    

Slack (MET) :             36.121ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.079ns (11.632%)  route 0.600ns (88.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 40.814 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.218ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.600     4.174    i2c_config/fSDA_reg[0]
    SLICE_X40Y11         FDCE                                         f  i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.928    40.814    i2c_config/clk_27m
    SLICE_X40Y11         FDCE                                         r  i2c_config/lut_index_reg[8]/C
                         clock pessimism             -0.372    40.442    
                         clock uncertainty           -0.080    40.361    
    SLICE_X40Y11         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    40.295    i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         40.295    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 36.121    

Slack (MET) :             36.121ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.079ns (11.632%)  route 0.600ns (88.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 40.814 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.218ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.600     4.174    i2c_config/fSDA_reg[0]
    SLICE_X40Y11         FDCE                                         f  i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.928    40.814    i2c_config/clk_27m
    SLICE_X40Y11         FDCE                                         r  i2c_config/lut_index_reg[9]/C
                         clock pessimism             -0.372    40.442    
                         clock uncertainty           -0.080    40.361    
    SLICE_X40Y11         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    40.295    i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         40.295    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 36.121    

Slack (MET) :             36.157ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.079ns (12.454%)  route 0.555ns (87.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 40.805 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.919ns (routing 1.218ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.555     4.129    i2c_config/fSDA_reg[0]
    SLICE_X38Y10         FDCE                                         f  i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.919    40.805    i2c_config/clk_27m
    SLICE_X38Y10         FDCE                                         r  i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.372    40.433    
                         clock uncertainty           -0.080    40.352    
    SLICE_X38Y10         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    40.286    i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.286    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 36.157    

Slack (MET) :             36.166ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.079ns (12.201%)  route 0.568ns (87.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.568     4.142    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y8          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y8          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.375    
    SLICE_X40Y8          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.309    i2c_config/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         40.309    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                 36.166    

Slack (MET) :             36.166ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.079ns (12.201%)  route 0.568ns (87.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.568     4.142    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y8          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y8          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.375    
    SLICE_X40Y8          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.309    i2c_config/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                         40.309    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                 36.166    

Slack (MET) :             36.166ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.079ns (12.201%)  route 0.568ns (87.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.574 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.568     4.142    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y8          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y8          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.375    
    SLICE_X40Y8          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    40.309    i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         40.309    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                 36.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.240%)  route 0.187ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.187     2.437    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y9          FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y9          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229     2.257    
    SLICE_X41Y9          FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.237    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.240%)  route 0.187ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.187     2.437    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229     2.257    
    SLICE_X40Y9          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.237    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.240%)  route 0.187ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.187     2.437    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y9          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y9          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.229     2.257    
    SLICE_X41Y9          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.237    i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.240%)  route 0.187ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.187     2.437    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y9          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y9          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.229     2.257    
    SLICE_X41Y9          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.237    i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.039ns (16.992%)  route 0.191ns (83.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.825ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.191     2.441    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.352     2.023    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y9          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.199     2.222    
    SLICE_X39Y9          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.202    i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.587%)  route 0.211ns (84.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.825ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.211     2.461    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y10         FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.359     2.030    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y10         FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.199     2.229    
    SLICE_X39Y10         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.209    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.587%)  route 0.211ns (84.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.825ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.211     2.461    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y10         FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.359     2.030    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y10         FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.199     2.229    
    SLICE_X39Y10         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.209    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.039ns (15.152%)  route 0.218ns (84.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.825ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.218     2.468    i2c_config/fSDA_reg[0]
    SLICE_X39Y11         FDCE                                         f  i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.359     2.030    i2c_config/clk_27m
    SLICE_X39Y11         FDCE                                         r  i2c_config/lut_index_reg[1]/C
                         clock pessimism              0.199     2.229    
    SLICE_X39Y11         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.209    i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.173%)  route 0.257ns (86.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.257     2.507    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y7          FDCE                                         f  i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y7          FDCE                                         r  i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.229     2.265    
    SLICE_X40Y7          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.245    i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/start_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.173%)  route 0.257ns (86.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.250 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.257     2.507    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y7          FDCE                                         f  i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y7          FDCE                                         r  i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism              0.229     2.265    
    SLICE_X40Y7          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.245    i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.262    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 5.839ns (85.160%)  route 1.018ns (14.840%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.198ns (routing 1.342ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.198     3.515    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.594 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           1.018     4.612    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.760    10.372 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.372    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.424ns  (logic 5.836ns (90.848%)  route 0.588ns (9.152%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.188ns (routing 1.342ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.188     3.506    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.584 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.588     4.172    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.758     9.930 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.930    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 3.192ns (82.779%)  route 0.664ns (17.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.177ns (routing 1.342ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.177     3.495    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.576 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.664     4.240    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.111     7.351 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     7.351    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.227ns (80.821%)  route 0.291ns (19.179%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.206ns (routing 0.736ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.206     2.217    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.255 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.291     2.546    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.189     3.736 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.736    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.230ns (71.160%)  route 0.499ns (28.840%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.206ns (routing 0.736ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.206     2.217    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.256 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.499     2.755    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.191     3.946 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.946    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.674ns (84.800%)  route 0.300ns (15.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.200     2.211    reset_power_on_i2c/clk_27m
    SLICE_X39Y5          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.251 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.300     2.551    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.634     4.185 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     4.185    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 2.644ns (46.679%)  route 3.020ns (53.321%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sysclk_p (IN)
                         net (fo=0)                   0.100     1.784    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     2.855    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.728 f  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.975    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.003 f  video_clk_gen/inst/clkout3_buf/O
                         net (fo=80, routed)          2.773     5.776    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.616     8.392 f  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.392    video_pixel_clk
    W15                                                               f  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_de
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.247ns  (logic 3.153ns (74.242%)  route 1.094ns (25.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.807 r  color_bar_gen/video_active_d0_reg/Q
                         net (fo=1, routed)           1.094     4.901    video_de_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.076     7.977 r  video_de_OBUF_inst/O
                         net (fo=0)                   0.000     7.977    video_de
    AA15                                                              r  video_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.182ns  (logic 3.158ns (75.517%)  route 1.024ns (24.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.433ns (routing 1.526ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.433     3.753    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.834 r  color_bar_gen/hs_reg_d0_reg/Q
                         net (fo=1, routed)           1.024     4.858    video_hs_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.077     7.935 r  video_hs_OBUF_inst/O
                         net (fo=0)                   0.000     7.935    video_hs
    AB15                                                              r  video_hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.957ns  (logic 2.729ns (68.968%)  route 1.228ns (31.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.417ns (routing 1.526ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.417     3.737    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.817 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.228     5.045    lopt_17
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.649     7.694 r  video_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.694    video_data[16]
    AC12                                                              r  video_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.907ns  (logic 2.696ns (69.006%)  route 1.211ns (30.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.421ns (routing 1.526ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.421     3.741    color_bar_gen/CLK
    SLICE_X40Y99         FDCE                                         r  color_bar_gen/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.820 r  color_bar_gen/vs_reg_d0_reg/Q
                         net (fo=1, routed)           1.211     5.031    video_vs_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.617     7.648 r  video_vs_OBUF_inst/O
                         net (fo=0)                   0.000     7.648    video_vs
    Y15                                                               r  video_vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.791ns  (logic 2.727ns (71.937%)  route 1.064ns (28.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.417ns (routing 1.526ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.417     3.737    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.815 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.064     4.879    lopt_18
    AC11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.649     7.528 r  video_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.528    video_data[17]
    AC11                                                              r  video_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.762ns  (logic 2.708ns (71.983%)  route 1.054ns (28.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.415ns (routing 1.526ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.415     3.735    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.811 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.054     4.865    lopt_10
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.632     7.497 r  video_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.497    video_data[11]
    AC13                                                              r  video_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.762ns  (logic 2.710ns (72.034%)  route 1.052ns (27.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.415ns (routing 1.526ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.415     3.735    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.814 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.052     4.866    lopt_9
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.631     7.496 r  video_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.496    video_data[10]
    AC14                                                              r  video_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.713ns  (logic 2.720ns (73.253%)  route 0.993ns (26.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.415ns (routing 1.526ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.415     3.735    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.814 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           0.993     4.807    lopt_15
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.641     7.447 r  video_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.447    video_data[8]
    AD14                                                              r  video_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 2.732ns (73.637%)  route 0.978ns (26.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.415ns (routing 1.526ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.415     3.735    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.811 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.978     4.789    lopt_1
    AB10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.656     7.444 r  video_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.444    video_data[0]
    AB10                                                              r  video_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.349ns (44.864%)  route 1.658ns (55.136%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
                         net (fo=80, routed)          1.512     2.524    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.332     3.856 r  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.856    video_pixel_clk
    W15                                                               r  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.414ns (87.446%)  route 0.203ns (12.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X42Y102        FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.373 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.203     2.576    lopt_5
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.375     3.951 r  video_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.951    video_data[4]
    AA8                                                               r  video_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.422ns (87.505%)  route 0.203ns (12.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y82         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.374 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.203     2.577    lopt_14
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.384     3.960 r  video_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.960    video_data[15]
    AD8                                                               r  video_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.407ns (86.267%)  route 0.224ns (13.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.323ns (routing 0.830ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.323     2.334    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.374 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.224     2.598    lopt_4
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.367     3.965 r  video_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.965    video_data[3]
    AA9                                                               r  video_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.412ns (84.247%)  route 0.264ns (15.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X42Y102        FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.374 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           0.264     2.638    lopt_7
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.372     4.009 r  video_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.009    video_data[6]
    Y8                                                                r  video_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.411ns (82.662%)  route 0.296ns (17.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X42Y102        FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.372 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.296     2.668    video_data_OBUF[0]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.373     4.041 r  video_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.041    video_data[7]
    W8                                                                r  video_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.421ns (82.333%)  route 0.305ns (17.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.375 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.305     2.680    lopt_13
    AC8                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.382     4.062 r  video_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.062    video_data[14]
    AC8                                                               r  video_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.412ns (80.962%)  route 0.332ns (19.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.323ns (routing 0.830ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.323     2.334    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.373 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.332     2.705    lopt_2
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.373     4.078 r  video_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.078    video_data[1]
    AB9                                                               r  video_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.415ns (81.135%)  route 0.329ns (18.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.335    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.373 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.329     2.702    lopt_20
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.377     4.079 r  video_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.079    video_data[19]
    AE11                                                              r  video_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.396ns (80.005%)  route 0.349ns (19.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.375 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.349     2.724    lopt_12
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.357     4.081 r  video_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.081    video_data[13]
    AB11                                                              r  video_data[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y4          FDCE                                         f  reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y4          FDCE                                         r  reset_power_on_i2c/cnt_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y4          FDCE                                         f  reset_power_on_i2c/cnt_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y4          FDCE                                         r  reset_power_on_i2c/cnt_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y4          FDCE                                         f  reset_power_on_i2c/cnt_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y4          FDCE                                         r  reset_power_on_i2c/cnt_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y2          FDCE                                         f  reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y2          FDCE                                         r  reset_power_on_i2c/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y4          FDCE                                         f  reset_power_on_i2c/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y4          FDCE                                         r  reset_power_on_i2c/cnt_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y2          FDCE                                         f  reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y2          FDCE                                         r  reset_power_on_i2c/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.515ns (13.303%)  route 3.353ns (86.697%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.932ns (routing 1.218ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         3.353     3.868    reset_power_on_i2c/AR[0]
    SLICE_X39Y2          FDCE                                         f  reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.932     3.780    reset_power_on_i2c/clk_27m
    SLICE_X39Y2          FDCE                                         r  reset_power_on_i2c/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.822ns (76.471%)  route 0.253ns (23.529%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.367ns (routing 0.825ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.253     1.075    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X42Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.367     2.038    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.824ns (74.784%)  route 0.278ns (25.216%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.367ns (routing 0.825ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.278     1.102    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X42Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.367     2.038    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.150ns (8.305%)  route 1.651ns (91.695%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.353ns (routing 0.825ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.651     1.801    reset_power_on_i2c/AR[0]
    SLICE_X39Y1          FDCE                                         f  reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.353     2.024    reset_power_on_i2c/clk_27m
    SLICE_X39Y1          FDCE                                         r  reset_power_on_i2c/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.357ns (routing 0.825ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.357     2.028    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.032    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.032    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.032    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.150ns (8.289%)  route 1.655ns (91.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.655     1.805    reset_power_on_i2c/AR[0]
    SLICE_X39Y3          FDCE                                         f  reset_power_on_i2c/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.032    reset_power_on_i2c/clk_27m
    SLICE_X39Y3          FDCE                                         r  reset_power_on_i2c/cnt_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.949%)  route 2.927ns (85.051%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.160ns (routing 1.386ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.927     3.442    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.160     4.010    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.949%)  route 2.927ns (85.051%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.160ns (routing 1.386ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.927     3.442    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.160     4.010    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.949%)  route 2.927ns (85.051%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.160ns (routing 1.386ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.927     3.442    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.160     4.010    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.949%)  route 2.927ns (85.051%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.160ns (routing 1.386ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.927     3.442    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.160     4.010    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X41Y100        FDCE                                         f  color_bar_gen/h_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.009    color_bar_gen/CLK
    SLICE_X41Y100        FDCE                                         r  color_bar_gen/h_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/hs_reg_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X40Y100        FDCE                                         f  color_bar_gen/hs_reg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.009    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/hs_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X40Y100        FDCE                                         f  color_bar_gen/v_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.009    color_bar_gen/CLK
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/v_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.162ns (routing 1.386ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X41Y101        FDCE                                         f  color_bar_gen/active_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.162     4.012    color_bar_gen/CLK
    SLICE_X41Y101        FDCE                                         r  color_bar_gen/active_x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.162ns (routing 1.386ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.162     4.012    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.954%)  route 2.926ns (85.046%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.162ns (routing 1.386ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         2.926     3.441    color_bar_gen/reset_IBUF
    SLICE_X40Y101        FDCE                                         f  color_bar_gen/active_x_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.162     4.012    color_bar_gen/CLK
    SLICE_X40Y101        FDCE                                         r  color_bar_gen/active_x_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.150ns (11.730%)  route 1.126ns (88.270%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.126     1.275    color_bar_gen/reset_IBUF
    SLICE_X42Y82         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y82         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.150ns (11.630%)  route 1.137ns (88.370%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.137     1.286    color_bar_gen/reset_IBUF
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/video_active_d0_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.150ns (11.561%)  route 1.144ns (88.439%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.493ns (routing 0.928ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.144     1.294    color_bar_gen/reset_IBUF
    SLICE_X42Y100        FDCE                                         f  color_bar_gen/video_active_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.493     2.164    color_bar_gen/CLK
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/video_active_d0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_b_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.351%)  route 1.168ns (88.649%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.492ns (routing 0.928ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=103, routed)         1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X42Y102        FDCE                                         f  color_bar_gen/rgb_b_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.492     2.163    color_bar_gen/CLK
    SLICE_X42Y102        FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C





