Timing Analyzer report for projeto_final
Tue Dec  3 10:23:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'entrada_operacoes:entrada|operacao[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'entrada_operacoes:entrada|operacao[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'entrada_operacoes:entrada|operacao[0]'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'entrada_operacoes:entrada|operacao[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'entrada_operacoes:entrada|operacao[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'entrada_operacoes:entrada|operacao[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; projeto_final                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.1%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   7.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; clk                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                   ;
; entrada_operacoes:entrada|operacao[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { entrada_operacoes:entrada|operacao[0] } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                          ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 106.95 MHz ; 106.95 MHz      ; entrada_operacoes:entrada|operacao[0] ;      ;
; 132.21 MHz ; 132.21 MHz      ; clk                                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                            ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; entrada_operacoes:entrada|operacao[0] ; -7.107 ; -105.980      ;
; clk                                   ; -6.564 ; -2252.391     ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -0.590 ; -0.590        ;
; entrada_operacoes:entrada|operacao[0] ; 0.257  ; 0.000         ;
+---------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -1423.897     ;
; entrada_operacoes:entrada|operacao[0] ; 0.400  ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -7.107 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.167      ; 7.337      ;
; -6.900 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.186      ; 7.199      ;
; -6.890 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.176      ; 7.142      ;
; -6.859 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.167      ; 7.089      ;
; -6.845 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.181      ; 7.261      ;
; -6.826 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.165      ; 7.072      ;
; -6.787 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 7.067      ;
; -6.727 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.174      ; 6.962      ;
; -6.708 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.180      ; 6.976      ;
; -6.675 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 7.128      ;
; -6.652 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.186      ; 6.951      ;
; -6.629 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.821      ; 7.538      ;
; -6.622 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.816      ; 7.526      ;
; -6.616 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.814      ; 7.518      ;
; -6.597 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.176      ; 6.849      ;
; -6.578 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.318      ; 7.159      ;
; -6.570 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.821      ; 7.479      ;
; -6.554 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.814      ; 7.456      ;
; -6.552 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.181      ; 6.968      ;
; -6.539 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 6.819      ;
; -6.539 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.959      ; 7.761      ;
; -6.533 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.165      ; 6.779      ;
; -6.487 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.202      ; 6.936      ;
; -6.486 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.813      ; 7.362      ;
; -6.479 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.174      ; 6.714      ;
; -6.454 ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.823      ; 7.365      ;
; -6.428 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.823      ; 7.339      ;
; -6.423 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.469      ; 7.005      ;
; -6.415 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.180      ; 6.683      ;
; -6.414 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.816      ; 7.318      ;
; -6.382 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 6.835      ;
; -6.378 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.181      ; 6.616      ;
; -6.360 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.850      ; 7.286      ;
; -6.355 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.952      ; 7.570      ;
; -6.355 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.822      ; 7.234      ;
; -6.330 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.318      ; 6.911      ;
; -6.326 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.952      ; 7.541      ;
; -6.321 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.959      ; 7.543      ;
; -6.316 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.817      ; 7.190      ;
; -6.315 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.959      ; 7.537      ;
; -6.313 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.821      ; 7.222      ;
; -6.304 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.801      ; 7.186      ;
; -6.298 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.385      ; 6.746      ;
; -6.292 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.817      ; 7.185      ;
; -6.285 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.832      ; 7.230      ;
; -6.279 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.822      ; 7.177      ;
; -6.279 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.956      ; 7.498      ;
; -6.275 ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.816      ; 7.179      ;
; -6.273 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.184      ; 6.525      ;
; -6.270 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.389      ; 6.747      ;
; -6.260 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.816      ; 7.164      ;
; -6.234 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.827      ; 7.296      ;
; -6.215 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.811      ; 7.107      ;
; -6.210 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.821      ; 7.119      ;
; -6.208 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.818      ; 7.114      ;
; -6.208 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.816      ; 7.112      ;
; -6.206 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.376      ; 6.645      ;
; -6.203 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.982      ; 7.439      ;
; -6.203 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.399      ; 6.659      ;
; -6.197 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.808      ; 7.068      ;
; -6.194 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.202      ; 6.643      ;
; -6.180 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.838      ; 7.265      ;
; -6.177 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.110      ; 7.400      ;
; -6.175 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.469      ; 6.757      ;
; -6.173 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.175      ; 6.595      ;
; -6.172 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.341      ; 6.767      ;
; -6.160 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.826      ; 7.074      ;
; -6.144 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.831      ; 7.032      ;
; -6.130 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.413      ; 6.619      ;
; -6.128 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.982      ; 7.364      ;
; -6.114 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.822      ; 6.993      ;
; -6.113 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.398      ; 6.599      ;
; -6.106 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.820      ; 6.987      ;
; -6.096 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.801      ; 6.978      ;
; -6.094 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.808      ; 6.965      ;
; -6.085 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.181      ; 6.323      ;
; -6.071 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.374      ; 6.526      ;
; -6.069 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.831      ; 6.957      ;
; -6.064 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.850      ; 7.163      ;
; -6.054 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.830      ; 6.972      ;
; -6.050 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.991      ; 7.295      ;
; -6.044 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.808      ; 6.915      ;
; -6.042 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.550      ; 6.846      ;
; -6.032 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.527      ; 6.822      ;
; -6.025 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.184      ; 6.277      ;
; -5.993 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.103      ; 7.209      ;
; -5.979 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.830      ; 6.897      ;
; -5.970 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.107      ; 7.190      ;
; -5.959 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.103      ; 7.175      ;
; -5.957 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.964      ; 7.184      ;
; -5.948 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.110      ; 7.171      ;
; -5.942 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.801      ; 6.824      ;
; -5.925 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.175      ; 6.347      ;
; -5.924 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.341      ; 6.519      ;
; -5.921 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.678      ; 6.712      ;
; -5.918 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.376      ; 6.357      ;
; -5.916 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.559      ; 6.729      ;
; -5.915 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.389      ; 6.392      ;
; -5.911 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.817      ; 6.804      ;
; -5.898 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 1.110      ; 7.121      ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.564 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a92~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.459     ; 7.103      ;
; -6.445 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.456     ; 6.987      ;
; -6.438 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.436     ; 7.000      ;
; -6.428 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.455     ; 6.971      ;
; -6.410 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a76~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.457     ; 6.951      ;
; -6.354 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.450     ; 6.902      ;
; -6.315 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.443     ; 6.870      ;
; -6.310 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.419     ; 6.889      ;
; -6.305 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.432     ; 6.871      ;
; -6.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.430     ; 6.872      ;
; -6.303 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.444     ; 6.857      ;
; -6.277 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.411     ; 6.864      ;
; -6.269 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.430     ; 6.837      ;
; -6.268 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a51~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.360     ; 6.906      ;
; -6.266 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.456     ; 6.808      ;
; -6.255 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a35~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.435     ; 6.818      ;
; -6.251 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.438     ; 6.811      ;
; -6.245 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a54~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.357     ; 6.886      ;
; -6.233 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.447     ; 6.784      ;
; -6.232 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.745     ; 6.485      ;
; -6.224 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.428     ; 6.794      ;
; -6.211 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.766     ; 6.443      ;
; -6.190 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a19~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.422     ; 6.766      ;
; -6.188 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a22~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.405     ; 6.781      ;
; -6.170 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a44~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.460     ; 6.708      ;
; -6.163 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a14~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.457     ; 6.704      ;
; -6.163 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a81~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.448     ; 6.713      ;
; -6.156 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a102~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.373     ; 6.781      ;
; -6.154 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_we_reg   ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.396     ; 6.756      ;
; -6.154 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.444     ; 6.708      ;
; -6.153 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.426     ; 6.725      ;
; -6.153 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a105~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.444     ; 6.707      ;
; -6.151 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.437     ; 6.712      ;
; -6.147 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.445     ; 6.700      ;
; -6.140 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a30~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.454     ; 6.684      ;
; -6.139 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.440     ; 6.697      ;
; -6.138 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a18~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.390     ; 6.746      ;
; -6.138 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a121~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.394     ; 6.742      ;
; -6.132 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.402     ; 6.728      ;
; -6.130 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.406     ; 6.722      ;
; -6.128 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.263      ; 7.429      ;
; -6.118 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.266      ; 7.422      ;
; -6.109 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.432     ; 6.675      ;
; -6.101 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[3]                                                                                                ; clk          ; clk         ; 1.000        ; -0.749     ; 6.350      ;
; -6.100 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.749     ; 6.349      ;
; -6.094 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.469     ; 6.623      ;
; -6.091 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.767     ; 6.322      ;
; -6.085 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.382     ; 6.701      ;
; -6.081 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.442     ; 6.637      ;
; -6.081 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.269      ; 7.388      ;
; -6.079 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[2]                                                                                                ; clk          ; clk         ; 1.000        ; -0.752     ; 6.325      ;
; -6.076 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[1]                                                                                                ; clk          ; clk         ; 1.000        ; -0.754     ; 6.320      ;
; -6.072 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.403     ; 6.667      ;
; -6.054 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a94~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.440     ; 6.612      ;
; -6.050 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.449     ; 6.599      ;
; -6.046 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.430     ; 6.614      ;
; -6.042 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a16~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.417     ; 6.623      ;
; -6.039 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a90~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.435     ; 6.602      ;
; -6.027 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.424     ; 6.601      ;
; -6.012 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.469     ; 6.541      ;
; -6.012 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a123~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.427     ; 6.583      ;
; -6.009 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.367     ; 6.640      ;
; -6.009 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a118~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.391     ; 6.616      ;
; -6.004 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.457     ; 6.545      ;
; -6.000 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a50~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.380     ; 6.618      ;
; -5.981 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a67~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 6.554      ;
; -5.980 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.428     ; 6.550      ;
; -5.978 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.463     ; 6.513      ;
; -5.977 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[0]                                                                                                ; clk          ; clk         ; 1.000        ; -0.754     ; 6.221      ;
; -5.975 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a6~porta_we_reg   ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 6.550      ;
; -5.973 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a3~porta_we_reg   ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.426     ; 6.545      ;
; -5.968 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a31~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.455     ; 6.511      ;
; -5.967 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a79~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.440     ; 6.525      ;
; -5.965 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a9~porta_we_reg   ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.437     ; 6.526      ;
; -5.959 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.441     ; 6.516      ;
; -5.958 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a58~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.426     ; 6.530      ;
; -5.953 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a52~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.392     ; 6.559      ;
; -5.951 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a87~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.399     ; 6.550      ;
; -5.951 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a61~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]                                                                                         ; clk          ; clk         ; 1.000        ; -0.431     ; 6.518      ;
; -5.951 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a12~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.457     ; 6.492      ;
; -5.950 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_we_reg   ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 6.523      ;
; -5.931 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.445     ; 6.484      ;
; -5.921 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.425     ; 6.494      ;
; -5.921 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a73~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.432     ; 6.487      ;
; -5.919 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a23~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.410     ; 6.507      ;
; -5.915 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.457     ; 6.456      ;
; -5.911 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a103~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.414     ; 6.495      ;
; -5.909 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.426     ; 6.481      ;
; -5.891 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.456     ; 6.433      ;
; -5.890 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.749     ; 6.139      ;
; -5.875 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a0~porta_we_reg   ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.435     ; 6.438      ;
; -5.874 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a107~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.401     ; 6.471      ;
; -5.870 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 6.445      ;
; -5.838 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a119~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.393     ; 6.443      ;
; -5.837 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a75~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.417     ; 6.418      ;
; -5.836 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a84~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.400     ; 6.434      ;
; -5.834 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a83~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.454     ; 6.378      ;
; -5.831 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a116~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.384     ; 6.445      ;
; -5.823 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.251      ; 7.112      ;
; -5.821 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.433     ; 6.386      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                   ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.590 ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.074      ; 2.932      ;
; -0.014 ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; -0.500       ; 3.074      ; 3.008      ;
; 0.367  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.435      ; 1.024      ;
; 0.379  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.073      ; 3.900      ;
; 0.380  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.442      ; 1.044      ;
; 0.382  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.434      ; 1.038      ;
; 0.400  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.438      ; 1.060      ;
; 0.402  ; entrada_operacoes:entrada|executar_operacao                     ; entrada_operacoes:entrada|executar_operacao                                                                               ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; acesso_ram:acesso|operacao_finalizada                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; acesso_ram:acesso|wren_ram                                      ; acesso_ram:acesso|wren_ram                                                                                                ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; acesso_ram:acesso|ler_escrever_brg                              ; acesso_ram:acesso|ler_escrever_brg                                                                                        ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; acesso_ram:acesso|estado_atual[0]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; acesso_ram:acesso|estado_atual[1]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|seletor_brg[2]                                ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.441      ; 1.066      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5]                                                           ; clk                                   ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.406  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[6]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 3.939      ;
; 0.407  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[11]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 3.940      ;
; 0.410  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[7]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 3.943      ;
; 0.428  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.427      ; 1.077      ;
; 0.436  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.446      ; 1.104      ;
; 0.446  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.450      ; 1.118      ;
; 0.447  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.433      ; 1.102      ;
; 0.450  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.453      ; 1.125      ;
; 0.483  ; entrada_operacoes:entrada|ler_valor                             ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.750      ;
; 0.500  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.767      ;
; 0.502  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.769      ;
; 0.503  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[8]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.080      ; 4.031      ;
; 0.504  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[12]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.075      ; 4.027      ;
; 0.542  ; acesso_ram:acesso|addr_ram[15]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[2]                  ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.809      ;
; 0.570  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[4]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.067      ; 4.085      ;
; 0.596  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[1]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.086      ; 4.130      ;
; 0.605  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[14]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.072      ; 4.125      ;
; 0.609  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.441      ; 1.272      ;
; 0.614  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.441      ; 1.277      ;
; 0.615  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[5]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.067      ; 4.130      ;
; 0.620  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[12]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.075      ; 4.143      ;
; 0.620  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[9]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.075      ; 4.143      ;
; 0.621  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[13]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.071      ; 4.140      ;
; 0.623  ; acesso_ram:acesso|data_in_ram[8]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.439      ; 1.284      ;
; 0.625  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.439      ; 1.286      ;
; 0.626  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[2]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.086      ; 4.160      ;
; 0.629  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[10]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.079      ; 4.156      ;
; 0.630  ; acesso_ram:acesso|data_in_ram[4]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.439      ; 1.291      ;
; 0.633  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[8]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.080      ; 4.161      ;
; 0.639  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.442      ; 1.303      ;
; 0.649  ; acesso_ram:acesso|addr_ram[1]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.441      ; 1.312      ;
; 0.657  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.448      ; 1.327      ;
; 0.665  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.439      ; 1.326      ;
; 0.666  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.438      ; 1.326      ;
; 0.667  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|wren_ram                                                                                                ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.082      ; 4.197      ;
; 0.668  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[2]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.087      ; 4.203      ;
; 0.669  ; acesso_ram:acesso|data_in_ram[1]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.453      ; 1.344      ;
; 0.675  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.441      ; 1.338      ;
; 0.676  ; acesso_ram:acesso|addr_ram[9]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.449      ; 1.347      ;
; 0.686  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.427      ; 1.335      ;
; 0.688  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[10]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.079      ; 4.215      ;
; 0.689  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.433      ; 1.344      ;
; 0.694  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[11]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 4.227      ;
; 0.694  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[7]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 4.227      ;
; 0.694  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[6]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.085      ; 4.227      ;
; 0.697  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[1]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.234      ;
; 0.697  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[0]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.234      ;
; 0.699  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.450      ; 1.371      ;
; 0.702  ; acesso_ram:acesso|addr_ram[13]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[0]                  ; clk                                   ; clk         ; 0.000        ; 0.081      ; 0.969      ;
; 0.709  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.437      ; 1.368      ;
; 0.710  ; entrada_operacoes:entrada|resetar                               ; acesso_ram:acesso|valor_lido                                                                                              ; clk                                   ; clk         ; 0.000        ; 0.095      ; 0.991      ;
; 0.712  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.445      ; 1.379      ;
; 0.713  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.446      ; 1.381      ;
; 0.717  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.430      ; 1.369      ;
; 0.721  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.451      ; 1.394      ;
; 0.722  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.456      ; 1.400      ;
; 0.724  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a100~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.421      ; 1.367      ;
; 0.725  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.431      ; 1.378      ;
; 0.727  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[0]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.086      ; 4.261      ;
; 0.730  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.440      ; 1.392      ;
; 0.736  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[15]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.084      ; 4.268      ;
; 0.743  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.420      ; 1.385      ;
; 0.747  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.450      ; 1.419      ;
; 0.749  ; acesso_ram:acesso|addr_ram[9]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.426      ; 1.397      ;
; 0.751  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.453      ; 1.426      ;
; 0.761  ; entrada_operacoes:entrada|ler_valor                             ; acesso_ram:acesso|valor_lido                                                                                              ; clk                                   ; clk         ; 0.000        ; 0.081      ; 1.028      ;
; 0.762  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.461      ; 1.445      ;
; 0.763  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[14]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.300      ;
; 0.763  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[15]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.300      ;
; 0.763  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[13]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.300      ;
; 0.771  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.427      ; 1.420      ;
; 0.790  ; entrada_operacoes:entrada|resetar_aux                           ; entrada_operacoes:entrada|executar_operacao                                                                               ; clk                                   ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.793  ; entrada_operacoes:entrada|operacao_atual[9]                     ; entrada_operacoes:entrada|ra[0]                                                                                           ; clk                                   ; clk         ; 0.000        ; 0.114      ; 1.093      ;
; 0.793  ; entrada_operacoes:entrada|resetar_aux                           ; entrada_operacoes:entrada|ler_valor                                                                                       ; clk                                   ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.797  ; entrada_operacoes:entrada|operacao_atual[7]                     ; entrada_operacoes:entrada|rb[1]                                                                                           ; clk                                   ; clk         ; 0.000        ; 0.114      ; 1.097      ;
; 0.799  ; entrada_operacoes:entrada|operacao_atual[0]                     ; entrada_operacoes:entrada|constante[0]                                                                                    ; clk                                   ; clk         ; 0.000        ; 0.082      ; 1.067      ;
; 0.815  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[3]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 3.080      ; 4.343      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                                          ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.257 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.065      ; 4.554      ;
; 0.655 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.069      ; 4.956      ;
; 0.711 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.398      ; 5.341      ;
; 0.738 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.060      ; 5.030      ;
; 0.744 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.066      ; 5.042      ;
; 0.763 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.065      ; 4.580      ;
; 0.875 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.232      ; 5.339      ;
; 0.952 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.209      ; 5.393      ;
; 0.967 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.066      ; 5.265      ;
; 1.057 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.059      ; 5.348      ;
; 1.071 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.051      ; 5.354      ;
; 1.082 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.071      ; 5.385      ;
; 1.103 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.069      ; 4.924      ;
; 1.130 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.050      ; 5.412      ;
; 1.156 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.398      ; 5.306      ;
; 1.161 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.090      ; 5.483      ;
; 1.163 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.061      ; 5.456      ;
; 1.225 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.088      ; 5.545      ;
; 1.321 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.060      ; 5.133      ;
; 1.342 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.066      ; 5.160      ;
; 1.496 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.232      ; 5.480      ;
; 1.537 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 4.090      ; 5.859      ;
; 1.554 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.209      ; 5.515      ;
; 1.587 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.066      ; 5.405      ;
; 1.622 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.061      ; 5.435      ;
; 1.640 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.090      ; 5.482      ;
; 1.645 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.071      ; 5.468      ;
; 1.657 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.059      ; 5.468      ;
; 1.658 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.051      ; 5.461      ;
; 1.697 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.050      ; 5.499      ;
; 1.741 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.088      ; 5.581      ;
; 1.773 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.683      ; 2.486      ;
; 1.852 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.815      ; 2.697      ;
; 1.992 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.483      ; 2.505      ;
; 2.024 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.106      ; 3.160      ;
; 2.032 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 4.090      ; 5.874      ;
; 2.082 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.468      ; 2.580      ;
; 2.099 ; acesso_ram:acesso|a_ula[7]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.092      ; 3.221      ;
; 2.149 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.122      ; 3.301      ;
; 2.166 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.264      ; 3.460      ;
; 2.208 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.488      ; 2.726      ;
; 2.259 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.092      ; 3.381      ;
; 2.331 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.257      ; 3.618      ;
; 2.444 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.092      ; 3.566      ;
; 2.497 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.649      ; 3.176      ;
; 2.502 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.486      ; 3.018      ;
; 2.502 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 3.628      ;
; 2.510 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.428      ; 3.968      ;
; 2.561 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.128      ; 3.719      ;
; 2.569 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.100      ; 3.699      ;
; 2.570 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.686      ; 3.286      ;
; 2.579 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.085      ; 3.694      ;
; 2.630 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.092      ; 3.752      ;
; 2.653 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 3.779      ;
; 2.654 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.097      ; 3.781      ;
; 2.661 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.649      ; 3.340      ;
; 2.668 ; acesso_ram:acesso|b_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.434      ; 4.132      ;
; 2.672 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.483      ; 3.185      ;
; 2.717 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.435      ; 4.182      ;
; 2.726 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.102      ; 3.858      ;
; 2.756 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.098      ; 3.884      ;
; 2.804 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 3.930      ;
; 2.817 ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.106      ; 3.953      ;
; 2.840 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.128      ; 3.998      ;
; 2.862 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.438      ; 4.330      ;
; 2.889 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.098      ; 4.017      ;
; 2.908 ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.100      ; 4.038      ;
; 2.913 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 4.039      ;
; 2.917 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.084      ; 4.031      ;
; 2.919 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.091      ; 4.040      ;
; 2.922 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.120      ; 4.072      ;
; 2.931 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.438      ; 4.399      ;
; 2.932 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 4.058      ;
; 2.955 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.478      ; 3.463      ;
; 2.955 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.099      ; 4.084      ;
; 2.959 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.438      ; 4.427      ;
; 2.970 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.106      ; 4.106      ;
; 2.997 ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.129      ; 4.156      ;
; 3.001 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.087      ; 4.118      ;
; 3.042 ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.439      ; 4.511      ;
; 3.047 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.425      ; 4.502      ;
; 3.064 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.093      ; 4.187      ;
; 3.068 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.091      ; 4.189      ;
; 3.090 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.096      ; 4.216      ;
; 3.106 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.106      ; 4.242      ;
; 3.111 ; acesso_ram:acesso|b_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.091      ; 4.232      ;
; 3.116 ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.438      ; 4.584      ;
; 3.134 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.101      ; 4.265      ;
; 3.135 ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.092      ; 4.257      ;
; 3.156 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.097      ; 4.283      ;
; 3.165 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.100      ; 4.295      ;
; 3.168 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.692      ; 3.890      ;
; 3.178 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.091      ; 4.299      ;
; 3.183 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.468      ; 3.681      ;
; 3.189 ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.438      ; 4.657      ;
; 3.205 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.128      ; 4.363      ;
; 3.205 ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.099      ; 4.334      ;
; 3.221 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.085      ; 4.336      ;
; 3.225 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.088      ; 4.343      ;
; 3.229 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.423      ; 4.682      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                           ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 113.43 MHz ; 113.43 MHz      ; entrada_operacoes:entrada|operacao[0] ;      ;
; 143.91 MHz ; 143.91 MHz      ; clk                                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; entrada_operacoes:entrada|operacao[0] ; -6.541 ; -97.097       ;
; clk                                   ; -5.949 ; -2012.542     ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -0.563 ; -0.563        ;
; entrada_operacoes:entrada|operacao[0] ; 0.369  ; 0.000         ;
+---------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -1407.001     ;
; entrada_operacoes:entrada|operacao[0] ; 0.345  ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                  ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -6.541 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.065      ; 6.756      ;
; -6.365 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.083      ; 6.625      ;
; -6.321 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.065      ; 6.536      ;
; -6.272 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.098      ; 6.531      ;
; -6.266 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.073      ; 6.500      ;
; -6.190 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.073      ; 6.411      ;
; -6.173 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.063      ; 6.401      ;
; -6.171 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.078      ; 6.543      ;
; -6.145 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.083      ; 6.405      ;
; -6.093 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.803      ; 7.217      ;
; -6.087 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 6.612      ;
; -6.083 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.078      ; 6.332      ;
; -6.082 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.671      ; 6.924      ;
; -6.073 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 6.478      ;
; -6.056 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.677      ; 6.904      ;
; -6.052 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.098      ; 6.311      ;
; -6.027 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.073      ; 6.261      ;
; -6.019 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.674      ; 6.864      ;
; -5.996 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.677      ; 6.844      ;
; -5.982 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.671      ; 6.824      ;
; -5.970 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.073      ; 6.191      ;
; -5.934 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.063      ; 6.162      ;
; -5.932 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.078      ; 6.304      ;
; -5.930 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.668      ; 6.748      ;
; -5.930 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.797      ; 7.048      ;
; -5.928 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.337      ; 6.459      ;
; -5.919 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.797      ; 7.037      ;
; -5.914 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.701      ; 6.776      ;
; -5.914 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.803      ; 7.038      ;
; -5.882 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.096      ; 6.284      ;
; -5.872 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.278      ; 6.300      ;
; -5.867 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.803      ; 6.991      ;
; -5.867 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.204      ; 6.392      ;
; -5.850 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.659      ; 6.674      ;
; -5.846 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.802      ; 6.969      ;
; -5.844 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.078      ; 6.093      ;
; -5.840 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.674      ; 6.685      ;
; -5.838 ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.680      ; 6.689      ;
; -5.834 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 6.239      ;
; -5.824 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.678      ; 6.646      ;
; -5.812 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.680      ; 6.663      ;
; -5.792 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.081      ; 6.027      ;
; -5.789 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.269      ; 6.208      ;
; -5.784 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.675      ; 6.603      ;
; -5.781 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.282      ; 6.234      ;
; -5.763 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.079      ; 5.986      ;
; -5.762 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.672      ; 6.595      ;
; -5.760 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.692      ; 6.758      ;
; -5.754 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.686      ; 6.617      ;
; -5.749 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.677      ; 6.597      ;
; -5.730 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.225      ; 6.265      ;
; -5.714 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.074      ; 6.093      ;
; -5.710 ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.674      ; 6.555      ;
; -5.708 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.337      ; 6.239      ;
; -5.698 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.674      ; 6.543      ;
; -5.695 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.676      ; 6.532      ;
; -5.695 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.302      ; 6.158      ;
; -5.691 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.292      ; 6.127      ;
; -5.671 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.659      ; 6.495      ;
; -5.662 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.674      ; 6.507      ;
; -5.660 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.408      ; 6.389      ;
; -5.658 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.936      ; 6.788      ;
; -5.657 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.677      ; 6.505      ;
; -5.648 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.676      ; 6.495      ;
; -5.643 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.096      ; 6.045      ;
; -5.638 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.824      ; 6.772      ;
; -5.610 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.833      ; 6.753      ;
; -5.604 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.824      ; 6.738      ;
; -5.602 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.666      ; 6.433      ;
; -5.600 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.681      ; 6.575      ;
; -5.597 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.678      ; 6.419      ;
; -5.595 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.664      ; 6.409      ;
; -5.587 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.687      ; 6.418      ;
; -5.577 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.676      ; 6.401      ;
; -5.572 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.081      ; 5.807      ;
; -5.561 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.681      ; 6.413      ;
; -5.559 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.267      ; 5.991      ;
; -5.549 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.429      ; 6.288      ;
; -5.538 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.664      ; 6.352      ;
; -5.535 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.687      ; 6.366      ;
; -5.535 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.291      ; 5.997      ;
; -5.529 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.659      ; 6.353      ;
; -5.524 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.079      ; 5.747      ;
; -5.510 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.225      ; 6.045      ;
; -5.503 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.664      ; 6.317      ;
; -5.502 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.700      ; 6.510      ;
; -5.502 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.429      ; 6.241      ;
; -5.496 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.672      ; 6.329      ;
; -5.495 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.930      ; 6.619      ;
; -5.494 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.074      ; 5.873      ;
; -5.484 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.930      ; 6.608      ;
; -5.482 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.824      ; 6.616      ;
; -5.479 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.936      ; 6.609      ;
; -5.473 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.656      ; 6.294      ;
; -5.457 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.807      ; 6.585      ;
; -5.455 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.661      ; 6.266      ;
; -5.447 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.662      ; 6.274      ;
; -5.437 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.287      ; 5.901      ;
; -5.432 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.936      ; 6.562      ;
; -5.431 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.686      ; 6.288      ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.949 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a92~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.411     ; 6.537      ;
; -5.843 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.409     ; 6.433      ;
; -5.827 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.407     ; 6.419      ;
; -5.810 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a76~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.409     ; 6.400      ;
; -5.780 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.403     ; 6.376      ;
; -5.754 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.383     ; 6.370      ;
; -5.742 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.371     ; 6.370      ;
; -5.719 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.365     ; 6.353      ;
; -5.718 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.394     ; 6.323      ;
; -5.712 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.386     ; 6.325      ;
; -5.698 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.407     ; 6.290      ;
; -5.671 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.389     ; 6.281      ;
; -5.649 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.693     ; 5.955      ;
; -5.645 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.381     ; 6.263      ;
; -5.640 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.398     ; 6.241      ;
; -5.637 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.380     ; 6.256      ;
; -5.632 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.711     ; 5.920      ;
; -5.601 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a22~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.354     ; 6.246      ;
; -5.596 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a14~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.409     ; 6.186      ;
; -5.596 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a51~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.311     ; 6.284      ;
; -5.594 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.395     ; 6.198      ;
; -5.594 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.227      ; 6.851      ;
; -5.585 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.383     ; 6.201      ;
; -5.582 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a44~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.411     ; 6.170      ;
; -5.581 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a54~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.308     ; 6.272      ;
; -5.581 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.231      ; 6.842      ;
; -5.579 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a81~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.399     ; 6.179      ;
; -5.576 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.361     ; 6.214      ;
; -5.573 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_we_reg   ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.349     ; 6.223      ;
; -5.570 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a30~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.406     ; 6.163      ;
; -5.570 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.397     ; 6.172      ;
; -5.569 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.712     ; 5.856      ;
; -5.566 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.397     ; 6.168      ;
; -5.561 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a18~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.342     ; 6.218      ;
; -5.556 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a105~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.394     ; 6.161      ;
; -5.547 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.233      ; 6.810      ;
; -5.542 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.350     ; 6.191      ;
; -5.541 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a19~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.373     ; 6.167      ;
; -5.536 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a35~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.385     ; 6.150      ;
; -5.525 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.356     ; 6.168      ;
; -5.518 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.419     ; 6.098      ;
; -5.516 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.334     ; 6.181      ;
; -5.515 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.389     ; 6.125      ;
; -5.515 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[2]                                                                                                ; clk          ; clk         ; 1.000        ; -0.699     ; 5.815      ;
; -5.508 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.376     ; 6.131      ;
; -5.504 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.383     ; 6.120      ;
; -5.500 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[3]                                                                                                ; clk          ; clk         ; 1.000        ; -0.697     ; 5.802      ;
; -5.499 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.394     ; 6.104      ;
; -5.497 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.697     ; 5.799      ;
; -5.493 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[1]                                                                                                ; clk          ; clk         ; 1.000        ; -0.700     ; 5.792      ;
; -5.482 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a102~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.325     ; 6.156      ;
; -5.475 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.390     ; 6.084      ;
; -5.471 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a16~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.368     ; 6.102      ;
; -5.464 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a121~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.343     ; 6.120      ;
; -5.447 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a90~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.388     ; 6.058      ;
; -5.441 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.418     ; 6.022      ;
; -5.422 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[0]                                                                                                ; clk          ; clk         ; 1.000        ; -0.700     ; 5.721      ;
; -5.420 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.382     ; 6.037      ;
; -5.418 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.218      ; 6.666      ;
; -5.409 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.414     ; 5.994      ;
; -5.406 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a50~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.332     ; 6.073      ;
; -5.402 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a6~porta_we_reg   ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.374     ; 6.027      ;
; -5.399 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a3~porta_we_reg   ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.376     ; 6.022      ;
; -5.398 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.400     ; 5.997      ;
; -5.396 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.221      ; 6.647      ;
; -5.394 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.224      ; 6.648      ;
; -5.392 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a12~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.410     ; 5.981      ;
; -5.391 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a31~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.405     ; 5.985      ;
; -5.390 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a94~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.391     ; 5.998      ;
; -5.383 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.381     ; 6.001      ;
; -5.381 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a9~porta_we_reg   ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.388     ; 5.992      ;
; -5.380 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a118~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.345     ; 6.034      ;
; -5.377 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_we_reg   ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.379     ; 5.997      ;
; -5.375 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a52~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.344     ; 6.030      ;
; -5.375 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 5.966      ;
; -5.366 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.319     ; 6.046      ;
; -5.358 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a123~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.376     ; 5.981      ;
; -5.348 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.395     ; 5.952      ;
; -5.347 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a23~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.360     ; 5.986      ;
; -5.347 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a87~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.352     ; 5.994      ;
; -5.344 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.408     ; 5.935      ;
; -5.335 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.375     ; 5.959      ;
; -5.331 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a79~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.390     ; 5.940      ;
; -5.330 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 5.952      ;
; -5.323 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a67~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.378     ; 5.944      ;
; -5.323 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a58~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.376     ; 5.946      ;
; -5.321 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.378     ; 5.942      ;
; -5.319 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a61~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]                                                                                         ; clk          ; clk         ; 1.000        ; -0.382     ; 5.936      ;
; -5.315 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.391     ; 5.923      ;
; -5.312 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a0~porta_we_reg   ; acesso_ram:acesso|entrada_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.386     ; 5.925      ;
; -5.310 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.409     ; 5.900      ;
; -5.309 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a103~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.363     ; 5.945      ;
; -5.303 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.697     ; 5.605      ;
; -5.294 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a107~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; clk          ; clk         ; 1.000        ; -0.349     ; 5.944      ;
; -5.274 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a84~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.352     ; 5.921      ;
; -5.269 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.237      ; 6.536      ;
; -5.267 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a116~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; clk          ; clk         ; 1.000        ; -0.336     ; 5.930      ;
; -5.262 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a73~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.382     ; 5.879      ;
; -5.260 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.238      ; 6.528      ;
; -5.254 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[12]                                                                                               ; clk          ; clk         ; 1.000        ; -0.703     ; 5.550      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                   ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.563 ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.791      ; 2.642      ;
; 0.049  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; -0.500       ; 2.791      ; 2.754      ;
; 0.305  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.790      ; 3.509      ;
; 0.340  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[6]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.554      ;
; 0.341  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[11]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.555      ;
; 0.343  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[7]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.557      ;
; 0.354  ; acesso_ram:acesso|seletor_brg[2]                                ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; entrada_operacoes:entrada|executar_operacao                     ; entrada_operacoes:entrada|executar_operacao                                                                               ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; acesso_ram:acesso|operacao_finalizada                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; acesso_ram:acesso|wren_ram                                      ; acesso_ram:acesso|wren_ram                                                                                                ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; acesso_ram:acesso|ler_escrever_brg                              ; acesso_ram:acesso|ler_escrever_brg                                                                                        ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; acesso_ram:acesso|estado_atual[0]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; acesso_ram:acesso|estado_atual[1]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5]                                                           ; clk                                   ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.363  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.389      ; 0.953      ;
; 0.375  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.387      ; 0.963      ;
; 0.385  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.395      ; 0.981      ;
; 0.395  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.389      ; 0.985      ;
; 0.406  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.394      ; 1.001      ;
; 0.423  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.378      ; 1.002      ;
; 0.426  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[12]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.792      ; 3.632      ;
; 0.430  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.398      ; 1.029      ;
; 0.440  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.401      ; 1.042      ;
; 0.442  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.385      ; 1.028      ;
; 0.443  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[8]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.797      ; 3.654      ;
; 0.444  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.404      ; 1.049      ;
; 0.445  ; entrada_operacoes:entrada|ler_valor                             ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.688      ;
; 0.452  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.695      ;
; 0.454  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.697      ;
; 0.477  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[4]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.785      ; 3.676      ;
; 0.492  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[1]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.801      ; 3.707      ;
; 0.496  ; acesso_ram:acesso|addr_ram[15]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[2]                  ; clk                                   ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.512  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[5]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.785      ; 3.711      ;
; 0.514  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[2]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.801      ; 3.729      ;
; 0.524  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[14]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.787      ; 3.725      ;
; 0.539  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[12]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.793      ; 3.746      ;
; 0.539  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[9]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.793      ; 3.746      ;
; 0.539  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[13]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.786      ; 3.739      ;
; 0.540  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[10]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.796      ; 3.750      ;
; 0.542  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[8]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.797      ; 3.753      ;
; 0.571  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|wren_ram                                                                                                ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.798      ; 3.783      ;
; 0.576  ; acesso_ram:acesso|data_in_ram[4]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.391      ; 1.168      ;
; 0.583  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.395      ; 1.179      ;
; 0.584  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.394      ; 1.179      ;
; 0.587  ; acesso_ram:acesso|data_in_ram[8]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.392      ; 1.180      ;
; 0.590  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[2]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.802      ; 3.806      ;
; 0.598  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[0]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.801      ; 3.813      ;
; 0.600  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.392      ; 1.193      ;
; 0.601  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[10]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.796      ; 3.811      ;
; 0.610  ; acesso_ram:acesso|addr_ram[1]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.395      ; 1.206      ;
; 0.612  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[11]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.826      ;
; 0.612  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[7]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.826      ;
; 0.612  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[6]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.800      ; 3.826      ;
; 0.613  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.397      ; 1.211      ;
; 0.615  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[1]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.804      ; 3.833      ;
; 0.615  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[0]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.804      ; 3.833      ;
; 0.629  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.393      ; 1.223      ;
; 0.637  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[15]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.799      ; 3.850      ;
; 0.640  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.395      ; 1.236      ;
; 0.642  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.401      ; 1.244      ;
; 0.645  ; acesso_ram:acesso|addr_ram[13]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[0]                  ; clk                                   ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.647  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.392      ; 1.240      ;
; 0.650  ; acesso_ram:acesso|addr_ram[9]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.401      ; 1.252      ;
; 0.657  ; acesso_ram:acesso|data_in_ram[1]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.404      ; 1.262      ;
; 0.660  ; entrada_operacoes:entrada|resetar                               ; acesso_ram:acesso|valor_lido                                                                                              ; clk                                   ; clk         ; 0.000        ; 0.084      ; 0.915      ;
; 0.671  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.385      ; 1.257      ;
; 0.673  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.378      ; 1.252      ;
; 0.673  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.404      ; 1.278      ;
; 0.680  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[14]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.805      ; 3.899      ;
; 0.680  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[15]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.805      ; 3.899      ;
; 0.680  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[13]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.805      ; 3.899      ;
; 0.686  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.390      ; 1.277      ;
; 0.689  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.399      ; 1.289      ;
; 0.691  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.398      ; 1.290      ;
; 0.694  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.382      ; 1.277      ;
; 0.695  ; entrada_operacoes:entrada|ler_valor                             ; acesso_ram:acesso|valor_lido                                                                                              ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.938      ;
; 0.696  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.406      ; 1.303      ;
; 0.697  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.385      ; 1.283      ;
; 0.701  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.408      ; 1.310      ;
; 0.703  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.394      ; 1.298      ;
; 0.707  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a100~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.372      ; 1.280      ;
; 0.713  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.371      ; 1.285      ;
; 0.718  ; acesso_ram:acesso|addr_ram[9]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.378      ; 1.297      ;
; 0.722  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[3]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.795      ; 3.931      ;
; 0.725  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.401      ; 1.327      ;
; 0.728  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[3]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 2.795      ; 3.937      ;
; 0.729  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.404      ; 1.334      ;
; 0.731  ; entrada_operacoes:entrada|resetar_aux                           ; entrada_operacoes:entrada|executar_operacao                                                                               ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.733  ; entrada_operacoes:entrada|resetar_aux                           ; entrada_operacoes:entrada|ler_valor                                                                                       ; clk                                   ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.734  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.413      ; 1.348      ;
; 0.739  ; entrada_operacoes:entrada|operacao_atual[9]                     ; entrada_operacoes:entrada|ra[0]                                                                                           ; clk                                   ; clk         ; 0.000        ; 0.102      ; 1.012      ;
; 0.742  ; entrada_operacoes:entrada|operacao_atual[7]                     ; entrada_operacoes:entrada|rb[1]                                                                                           ; clk                                   ; clk         ; 0.000        ; 0.102      ; 1.015      ;
; 0.745  ; entrada_operacoes:entrada|operacao_atual[0]                     ; entrada_operacoes:entrada|constante[0]                                                                                    ; clk                                   ; clk         ; 0.000        ; 0.074      ; 0.990      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                                           ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.369 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.621      ; 4.203      ;
; 0.747 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.617      ; 4.577      ;
; 0.747 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.624      ; 4.584      ;
; 0.750 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.622      ; 4.585      ;
; 0.780 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.918      ; 4.911      ;
; 0.785 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.621      ; 4.139      ;
; 0.811 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.774      ; 4.798      ;
; 0.904 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.620      ; 4.737      ;
; 0.933 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.752      ; 4.898      ;
; 1.028 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.616      ; 4.857      ;
; 1.040 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.607      ; 4.860      ;
; 1.055 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.626      ; 4.894      ;
; 1.056 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.624      ; 4.413      ;
; 1.089 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.918      ; 4.740      ;
; 1.105 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.606      ; 4.924      ;
; 1.117 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.641      ; 4.971      ;
; 1.124 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.616      ; 4.953      ;
; 1.191 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.640      ; 5.044      ;
; 1.292 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.617      ; 4.642      ;
; 1.362 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.622      ; 4.717      ;
; 1.448 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 3.642      ; 5.303      ;
; 1.514 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.641      ; 4.888      ;
; 1.518 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.616      ; 4.867      ;
; 1.541 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.752      ; 5.026      ;
; 1.556 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.774      ; 5.063      ;
; 1.637 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.616      ; 4.986      ;
; 1.653 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.620      ; 5.006      ;
; 1.663 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.626      ; 5.022      ;
; 1.689 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.607      ; 5.029      ;
; 1.695 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.606      ; 5.034      ;
; 1.698 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.544      ; 2.272      ;
; 1.705 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.640      ; 5.078      ;
; 1.748 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.646      ; 2.424      ;
; 1.853 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 3.642      ; 5.228      ;
; 1.884 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.348      ; 2.262      ;
; 1.952 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.335      ; 2.317      ;
; 1.956 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.933      ; 2.919      ;
; 1.967 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.944      ; 2.941      ;
; 1.968 ; acesso_ram:acesso|a_ula[7]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.920      ; 2.918      ;
; 2.016 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.077      ; 3.123      ;
; 2.071 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.354      ; 2.455      ;
; 2.115 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.921      ; 3.066      ;
; 2.166 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.071      ; 3.267      ;
; 2.269 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.920      ; 3.219      ;
; 2.315 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.922      ; 3.267      ;
; 2.334 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.502      ; 2.866      ;
; 2.343 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.951      ; 3.324      ;
; 2.347 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.220      ; 3.597      ;
; 2.348 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.352      ; 2.730      ;
; 2.383 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.930      ; 3.343      ;
; 2.397 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.549      ; 2.976      ;
; 2.436 ; acesso_ram:acesso|b_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.224      ; 3.690      ;
; 2.443 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.923      ; 3.396      ;
; 2.448 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.914      ; 3.392      ;
; 2.455 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.502      ; 2.987      ;
; 2.469 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.348      ; 2.847      ;
; 2.469 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.920      ; 3.419      ;
; 2.484 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.225      ; 3.739      ;
; 2.487 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.924      ; 3.441      ;
; 2.552 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.928      ; 3.510      ;
; 2.581 ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.935      ; 3.546      ;
; 2.584 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.925      ; 3.539      ;
; 2.604 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.951      ; 3.585      ;
; 2.619 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.924      ; 3.573      ;
; 2.624 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.229      ; 3.883      ;
; 2.665 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.911      ; 3.606      ;
; 2.665 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.923      ; 3.618      ;
; 2.671 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.231      ; 3.932      ;
; 2.672 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.229      ; 3.931      ;
; 2.673 ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.925      ; 3.628      ;
; 2.689 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.919      ; 3.638      ;
; 2.693 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.925      ; 3.648      ;
; 2.699 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.944      ; 3.673      ;
; 2.702 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.935      ; 3.667      ;
; 2.726 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.344      ; 3.100      ;
; 2.735 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.924      ; 3.689      ;
; 2.745 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.926      ; 3.701      ;
; 2.747 ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.953      ; 3.730      ;
; 2.774 ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.231      ; 4.035      ;
; 2.784 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.917      ; 3.731      ;
; 2.803 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.919      ; 3.752      ;
; 2.816 ; acesso_ram:acesso|b_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.919      ; 3.765      ;
; 2.833 ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.231      ; 4.094      ;
; 2.835 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.920      ; 3.785      ;
; 2.838 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.931      ; 3.799      ;
; 2.853 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.218      ; 4.101      ;
; 2.886 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.924      ; 3.840      ;
; 2.896 ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.920      ; 3.846      ;
; 2.898 ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.231      ; 4.159      ;
; 2.904 ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.953      ; 3.887      ;
; 2.904 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.927      ; 3.861      ;
; 2.919 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.335      ; 3.284      ;
; 2.923 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.554      ; 3.507      ;
; 2.928 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.919      ; 3.877      ;
; 2.929 ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.929      ; 3.888      ;
; 2.936 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.924      ; 3.890      ;
; 2.937 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.916      ; 3.883      ;
; 2.943 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.221      ; 4.194      ;
; 2.946 ; acesso_ram:acesso|b_ula[7]            ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.954      ; 3.930      ;
; 2.946 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 1.215      ; 4.191      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.047 ; -945.351      ;
; entrada_operacoes:entrada|operacao[0] ; -2.991 ; -44.725       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -0.388 ; -0.388        ;
; entrada_operacoes:entrada|operacao[0] ; -0.202 ; -0.224        ;
+---------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -755.889      ;
; entrada_operacoes:entrada|operacao[0] ; 0.404  ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.047 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.118      ; 4.174      ;
; -3.039 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.120      ; 4.168      ;
; -3.016 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 4.147      ;
; -2.869 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.107      ; 3.985      ;
; -2.859 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.110      ; 3.978      ;
; -2.856 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 3.979      ;
; -2.847 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.126      ; 3.982      ;
; -2.839 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.127      ; 3.975      ;
; -2.816 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a99~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.128      ; 3.953      ;
; -2.715 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.406     ; 3.296      ;
; -2.709 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[0]                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 3.273      ;
; -2.697 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a87~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.086      ; 3.792      ;
; -2.685 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.092      ; 3.786      ;
; -2.683 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.124      ; 3.816      ;
; -2.681 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a38~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.097      ; 3.787      ;
; -2.673 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[3]                                                                                                ; clk          ; clk         ; 1.000        ; -0.408     ; 3.252      ;
; -2.671 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.408     ; 3.250      ;
; -2.671 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.101      ; 3.781      ;
; -2.630 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 3.194      ;
; -2.625 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a92~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.246     ; 3.366      ;
; -2.625 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.105      ; 3.739      ;
; -2.618 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 3.729      ;
; -2.595 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[2]                                                                                                ; clk          ; clk         ; 1.000        ; -0.412     ; 3.170      ;
; -2.582 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[1]                                                                                                ; clk          ; clk         ; 1.000        ; -0.414     ; 3.155      ;
; -2.565 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[0]                                                                                                ; clk          ; clk         ; 1.000        ; -0.414     ; 3.138      ;
; -2.563 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.241     ; 3.309      ;
; -2.561 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.244     ; 3.304      ;
; -2.546 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[12]                                                                                               ; clk          ; clk         ; 1.000        ; -0.418     ; 3.115      ;
; -2.546 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[14]                                                                                               ; clk          ; clk         ; 1.000        ; -0.418     ; 3.115      ;
; -2.546 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.418     ; 3.115      ;
; -2.540 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.408     ; 3.119      ;
; -2.530 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a76~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.245     ; 3.272      ;
; -2.521 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.219     ; 3.289      ;
; -2.513 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.227     ; 3.273      ;
; -2.506 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.073      ; 3.588      ;
; -2.504 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.065      ; 3.578      ;
; -2.500 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.080      ; 3.589      ;
; -2.494 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[11]                                                                                               ; clk          ; clk         ; 1.000        ; -0.424     ; 3.057      ;
; -2.494 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[13]                                                                                               ; clk          ; clk         ; 1.000        ; -0.424     ; 3.057      ;
; -2.491 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[10]                                                                                               ; clk          ; clk         ; 1.000        ; -0.424     ; 3.054      ;
; -2.491 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[9]                                                                                                ; clk          ; clk         ; 1.000        ; -0.424     ; 3.054      ;
; -2.491 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[8]                                                                                                ; clk          ; clk         ; 1.000        ; -0.424     ; 3.054      ;
; -2.491 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.424     ; 3.054      ;
; -2.491 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.105      ; 3.605      ;
; -2.483 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.129      ; 3.621      ;
; -2.478 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.235     ; 3.230      ;
; -2.475 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.216     ; 3.246      ;
; -2.469 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a67~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.129      ; 3.607      ;
; -2.466 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.099      ; 3.574      ;
; -2.463 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.101      ; 3.573      ;
; -2.460 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.103      ; 3.572      ;
; -2.456 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|b_ula[15]                                                                                               ; clk          ; clk         ; 1.000        ; -0.414     ; 3.029      ;
; -2.452 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.231     ; 3.208      ;
; -2.450 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.217      ;
; -2.440 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.104      ; 3.553      ;
; -2.432 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.216     ; 3.203      ;
; -2.428 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a35~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.218     ; 3.197      ;
; -2.428 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.214     ; 3.201      ;
; -2.418 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a51~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.146     ; 3.259      ;
; -2.415 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.239     ; 3.163      ;
; -2.412 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a54~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.143     ; 3.256      ;
; -2.410 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; clk          ; clk         ; 1.000        ; -0.230     ; 3.167      ;
; -2.410 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.210     ; 3.187      ;
; -2.403 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a19~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.210     ; 3.180      ;
; -2.397 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.205     ; 3.179      ;
; -2.394 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.197     ; 3.184      ;
; -2.384 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a44~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.246     ; 3.125      ;
; -2.379 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a105~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.228     ; 3.138      ;
; -2.377 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.222     ; 3.142      ;
; -2.375 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a30~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.238     ; 3.124      ;
; -2.375 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.252     ; 3.110      ;
; -2.368 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a14~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.241     ; 3.114      ;
; -2.366 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.219     ; 3.134      ;
; -2.361 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a22~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.186     ; 3.162      ;
; -2.360 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.232     ; 3.115      ;
; -2.359 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a81~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.234     ; 3.112      ;
; -2.355 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                          ; clk          ; clk         ; 1.000        ; -0.228     ; 3.114      ;
; -2.353 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.208     ; 3.132      ;
; -2.353 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a102~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]                                                                                          ; clk          ; clk         ; 1.000        ; -0.158     ; 3.182      ;
; -2.349 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a121~porta_we_reg ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.177     ; 3.159      ;
; -2.349 ; acesso_ram:acesso|addr_ram[6]                                                                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.099      ; 3.457      ;
; -2.347 ; acesso_ram:acesso|addr_ram[6]                                                                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.116      ; 3.472      ;
; -2.343 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a18~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.177     ; 3.153      ;
; -2.337 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.103      ;
; -2.332 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]                                                                                          ; clk          ; clk         ; 1.000        ; -0.187     ; 3.132      ;
; -2.331 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.193     ; 3.125      ;
; -2.330 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_we_reg   ; acesso_ram:acesso|entrada_brg[2]                                                                                          ; clk          ; clk         ; 1.000        ; -0.184     ; 3.133      ;
; -2.329 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; clk          ; clk         ; 1.000        ; -0.251     ; 3.065      ;
; -2.329 ; acesso_ram:acesso|addr_ram[6]                                                                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 3.451      ;
; -2.325 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.214     ; 3.098      ;
; -2.323 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a94~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                         ; clk          ; clk         ; 1.000        ; -0.221     ; 3.089      ;
; -2.323 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; clk          ; clk         ; 1.000        ; -0.232     ; 3.078      ;
; -2.315 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a3~porta_we_reg   ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; clk          ; clk         ; 1.000        ; -0.212     ; 3.090      ;
; -2.314 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 3.436      ;
; -2.313 ; acesso_ram:acesso|addr_ram[6]                                                                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a90~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 3.433      ;
; -2.311 ; acesso_ram:acesso|addr_ram[11]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.116      ; 3.436      ;
; -2.308 ; entrada_operacoes:entrada|operacao[3]                                                                               ; acesso_ram:acesso|ler_escrever_brg                                                                                        ; clk          ; clk         ; 1.000        ; -0.414     ; 2.881      ;
; -2.307 ; acesso_ram:acesso|addr_ram[6]                                                                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 3.438      ;
; -2.306 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a79~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; clk          ; clk         ; 1.000        ; -0.222     ; 3.071      ;
; -2.305 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a58~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; clk          ; clk         ; 1.000        ; -0.212     ; 3.080      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                  ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.991 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 3.618      ;
; -2.961 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.109      ; 3.607      ;
; -2.936 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.115      ; 3.608      ;
; -2.915 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.107      ; 3.565      ;
; -2.909 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 3.548      ;
; -2.894 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.123      ; 3.554      ;
; -2.893 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.110      ; 3.626      ;
; -2.852 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.106      ; 3.487      ;
; -2.847 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 3.474      ;
; -2.820 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.452      ; 3.815      ;
; -2.817 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.109      ; 3.463      ;
; -2.816 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.819      ;
; -2.815 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.123      ; 3.568      ;
; -2.792 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.115      ; 3.464      ;
; -2.788 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.791      ;
; -2.788 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.452      ; 3.783      ;
; -2.771 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.107      ; 3.421      ;
; -2.770 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.521      ; 3.934      ;
; -2.767 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.453      ; 3.763      ;
; -2.767 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.168      ; 3.578      ;
; -2.765 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.097      ; 3.404      ;
; -2.758 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.454      ; 3.742      ;
; -2.750 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.123      ; 3.410      ;
; -2.749 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.110      ; 3.482      ;
; -2.716 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.122      ; 3.467      ;
; -2.716 ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.719      ;
; -2.708 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.106      ; 3.343      ;
; -2.705 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.109      ; 3.344      ;
; -2.702 ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.705      ;
; -2.685 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.513      ; 3.841      ;
; -2.671 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.123      ; 3.424      ;
; -2.671 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.462      ; 3.663      ;
; -2.670 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.251      ; 3.483      ;
; -2.660 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.513      ; 3.816      ;
; -2.657 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.256      ; 3.456      ;
; -2.656 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.480      ; 3.673      ;
; -2.655 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.521      ; 3.819      ;
; -2.654 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.453      ; 3.650      ;
; -2.633 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.636      ;
; -2.632 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.518      ; 3.793      ;
; -2.624 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.272      ; 3.433      ;
; -2.623 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.168      ; 3.434      ;
; -2.620 ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.456      ; 3.619      ;
; -2.619 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.466      ; 3.622      ;
; -2.619 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.521      ; 3.783      ;
; -2.616 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.246      ; 3.392      ;
; -2.610 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.462      ; 3.609      ;
; -2.604 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.455      ; 3.589      ;
; -2.599 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.250      ; 3.379      ;
; -2.594 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.472      ; 3.623      ;
; -2.591 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.604      ; 3.757      ;
; -2.590 ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.456      ; 3.589      ;
; -2.588 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.114      ; 3.238      ;
; -2.586 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.262      ; 3.378      ;
; -2.582 ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.453      ; 3.578      ;
; -2.580 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.457      ; 3.580      ;
; -2.578 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.460      ; 3.581      ;
; -2.577 ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.443      ; 3.562      ;
; -2.573 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.464      ; 3.580      ;
; -2.572 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.122      ; 3.323      ;
; -2.572 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.462      ; 3.564      ;
; -2.570 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.106      ; 3.305      ;
; -2.567 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.454      ; 3.563      ;
; -2.564 ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.260      ; 3.367      ;
; -2.563 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.465      ; 3.558      ;
; -2.561 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.109      ; 3.200      ;
; -2.551 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.467      ; 3.641      ;
; -2.541 ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.463      ; 3.547      ;
; -2.540 ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.538      ; 3.715      ;
; -2.537 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.541      ; 3.715      ;
; -2.534 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.450      ; 3.514      ;
; -2.531 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.317      ; 3.491      ;
; -2.530 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.465      ; 3.525      ;
; -2.526 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.251      ; 3.339      ;
; -2.510 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.463      ; 3.502      ;
; -2.508 ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.463      ; 3.514      ;
; -2.506 ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.596      ; 3.664      ;
; -2.506 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.538      ; 3.681      ;
; -2.499 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.468      ; 3.596      ;
; -2.483 ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.443      ; 3.468      ;
; -2.481 ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.596      ; 3.639      ;
; -2.479 ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.450      ; 3.459      ;
; -2.476 ; acesso_ram:acesso|a_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.604      ; 3.642      ;
; -2.473 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.480      ; 3.583      ;
; -2.469 ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.185      ; 3.291      ;
; -2.464 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.450      ; 3.444      ;
; -2.453 ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.601      ; 3.616      ;
; -2.451 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.462      ; 3.450      ;
; -2.447 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.465      ; 3.442      ;
; -2.444 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.114      ; 3.094      ;
; -2.441 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.334      ; 3.412      ;
; -2.440 ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.604      ; 3.606      ;
; -2.434 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.256      ; 3.233      ;
; -2.432 ; acesso_ram:acesso|a_ula[14]           ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.334      ; 3.403      ;
; -2.426 ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.106      ; 3.161      ;
; -2.425 ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.525      ; 3.593      ;
; -2.425 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.246      ; 3.213      ;
; -2.425 ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.463      ; 3.431      ;
; -2.424 ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.538      ; 3.599      ;
; -2.411 ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; entrada_operacoes:entrada|operacao[0] ; 1.000        ; 0.400      ; 3.373      ;
+--------+---------------------------------------+-------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                   ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.388 ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.639      ; 1.470      ;
; 0.051  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[9]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; -0.500       ; 1.639      ; 1.409      ;
; 0.135  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.638      ; 1.992      ;
; 0.153  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[4]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.636      ; 2.008      ;
; 0.155  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.224      ; 0.483      ;
; 0.158  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[1]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.650      ; 2.027      ;
; 0.160  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.227      ; 0.491      ;
; 0.164  ; acesso_ram:acesso|addr_ram[12]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.223      ; 0.491      ;
; 0.165  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[5]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.636      ; 2.020      ;
; 0.170  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.226      ; 0.500      ;
; 0.170  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.221      ; 0.495      ;
; 0.170  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[2]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.650      ; 2.039      ;
; 0.178  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[8]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.643      ; 2.040      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[2]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[3]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[7]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[6]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[0]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[4]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[1]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|load_registrador[5]                                                           ; clk                                   ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.181  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.230      ; 0.515      ;
; 0.181  ; acesso_ram:acesso|wren_ram                                      ; acesso_ram:acesso|wren_ram                                                                                                ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; acesso_ram:acesso|ler_escrever_brg                              ; acesso_ram:acesso|ler_escrever_brg                                                                                        ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; acesso_ram:acesso|estado_atual[0]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; acesso_ram:acesso|estado_atual[1]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; acesso_ram:acesso|seletor_brg[2]                                ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; clk                                   ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; entrada_operacoes:entrada|executar_operacao                     ; entrada_operacoes:entrada|executar_operacao                                                                               ; clk                                   ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; acesso_ram:acesso|operacao_finalizada                           ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.190  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.233      ; 0.527      ;
; 0.191  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.238      ; 0.533      ;
; 0.195  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.211      ; 0.510      ;
; 0.198  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.216      ; 0.518      ;
; 0.206  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|seletor_brg[0]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.634      ; 2.059      ;
; 0.206  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[12]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.639      ; 2.064      ;
; 0.206  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[9]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.639      ; 2.064      ;
; 0.206  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[6]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.072      ;
; 0.207  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[11]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.073      ;
; 0.209  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[7]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.075      ;
; 0.220  ; entrada_operacoes:entrada|ler_valor                             ; acesso_ram:acesso|operacao_finalizada                                                                                     ; clk                                   ; clk         ; 0.000        ; 0.041      ; 0.345      ;
; 0.222  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[0]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.650      ; 2.091      ;
; 0.228  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|b_ula[13]                                                                                               ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.080      ;
; 0.230  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[1]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.356      ;
; 0.232  ; acesso_ram:acesso|estado_atual[2]                               ; acesso_ram:acesso|estado_atual[0]                                                                                         ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.358      ;
; 0.240  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|b_ula[7]                                                                                                ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.092      ;
; 0.244  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[4]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.643      ; 2.106      ;
; 0.245  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[2]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.651      ; 2.115      ;
; 0.250  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|b_ula[9]                                                                                                ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.102      ;
; 0.252  ; acesso_ram:acesso|addr_ram[15]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[2]                  ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.378      ;
; 0.253  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[10]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.643      ; 2.115      ;
; 0.261  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[11]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.127      ;
; 0.261  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[7]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.127      ;
; 0.261  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[6]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.127      ;
; 0.261  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[1]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.651      ; 2.131      ;
; 0.261  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[0]                                                                                             ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.651      ; 2.131      ;
; 0.262  ; acesso_ram:acesso|addr_ram[5]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.226      ; 0.592      ;
; 0.262  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|b_ula[8]                                                                                                ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.114      ;
; 0.263  ; acesso_ram:acesso|data_in_ram[8]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.225      ; 0.592      ;
; 0.265  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.230      ; 0.599      ;
; 0.265  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|seletor_brg[2]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.634      ; 2.118      ;
; 0.266  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|seletor_brg[1]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.652      ; 2.137      ;
; 0.268  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[12]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.639      ; 2.126      ;
; 0.269  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.228      ; 0.601      ;
; 0.270  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|b_ula[10]                                                                                               ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.122      ;
; 0.274  ; acesso_ram:acesso|data_in_ram[4]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.225      ; 0.603      ;
; 0.277  ; acesso_ram:acesso|addr_ram[0]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.233      ; 0.614      ;
; 0.278  ; acesso_ram:acesso|addr_ram[1]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.230      ; 0.612      ;
; 0.278  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[10]                                                                                         ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.655      ; 2.152      ;
; 0.278  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[3]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.655      ; 2.152      ;
; 0.285  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.226      ; 0.615      ;
; 0.287  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[5]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.653      ; 2.159      ;
; 0.290  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[3]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.647      ; 2.156      ;
; 0.292  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|ler_escrever_brg                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.644      ; 2.155      ;
; 0.292  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[11]                                                                                         ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.653      ; 2.164      ;
; 0.292  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[8]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.653      ; 2.164      ;
; 0.293  ; acesso_ram:acesso|addr_ram[2]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.228      ; 0.625      ;
; 0.294  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[12]                                                                                         ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.639      ; 2.152      ;
; 0.301  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a112~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.231      ; 0.636      ;
; 0.301  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[9]                                                                                          ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.634      ; 2.154      ;
; 0.301  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[13]                                                                                         ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.634      ; 2.154      ;
; 0.306  ; acesso_ram:acesso|addr_ram[9]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.237      ; 0.647      ;
; 0.307  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.222      ; 0.633      ;
; 0.307  ; acesso_ram:acesso|data_in_ram[1]                                ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_datain_reg0   ; clk                                   ; clk         ; 0.000        ; 0.233      ; 0.644      ;
; 0.307  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[14]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.652      ; 2.178      ;
; 0.307  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[15]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.652      ; 2.178      ;
; 0.307  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|addr_ram[13]                                                                                            ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.652      ; 2.178      ;
; 0.308  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|entrada_brg[15]                                                                                         ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.653      ; 2.180      ;
; 0.316  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[8]                                                                                        ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.643      ; 2.178      ;
; 0.316  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[14]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.168      ;
; 0.317  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a80~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.228      ; 0.649      ;
; 0.318  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[10]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.643      ; 2.180      ;
; 0.319  ; entrada_operacoes:entrada|resetar                               ; acesso_ram:acesso|valor_lido                                                                                              ; clk                                   ; clk         ; 0.000        ; 0.051      ; 0.454      ;
; 0.320  ; acesso_ram:acesso|addr_ram[3]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.233      ; 0.657      ;
; 0.321  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.230      ; 0.655      ;
; 0.321  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.234      ; 0.659      ;
; 0.322  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_address_reg0   ; clk                                   ; clk         ; 0.000        ; 0.216      ; 0.642      ;
; 0.323  ; acesso_ram:acesso|addr_ram[11]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a96~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.230      ; 0.657      ;
; 0.323  ; acesso_ram:acesso|addr_ram[13]                                  ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|address_reg_a[0]                  ; clk                                   ; clk         ; 0.000        ; 0.042      ; 0.449      ;
; 0.323  ; entrada_operacoes:entrada|operacao[0]                           ; acesso_ram:acesso|valor_display[13]                                                                                       ; entrada_operacoes:entrada|operacao[0] ; clk         ; 0.000        ; 1.633      ; 2.175      ;
; 0.324  ; acesso_ram:acesso|addr_ram[4]                                   ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_address_reg0  ; clk                                   ; clk         ; 0.000        ; 0.211      ; 0.639      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'entrada_operacoes:entrada|operacao[0]'                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.202 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.189      ; 2.092      ;
; -0.022 ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.196      ; 2.279      ;
; 0.024  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.352      ; 2.481      ;
; 0.081  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.188      ; 2.374      ;
; 0.224  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.190      ; 2.519      ;
; 0.255  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.270      ; 2.630      ;
; 0.264  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.205      ; 2.574      ;
; 0.283  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.191      ; 2.579      ;
; 0.344  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.204      ; 2.653      ;
; 0.363  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.252      ; 2.720      ;
; 0.374  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.187      ; 2.666      ;
; 0.382  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.179      ; 2.666      ;
; 0.382  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.192      ; 2.679      ;
; 0.400  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.197      ; 2.702      ;
; 0.417  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.178      ; 2.700      ;
; 0.432  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 2.206      ; 2.743      ;
; 0.442  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.189      ; 2.256      ;
; 0.670  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.270      ; 2.565      ;
; 0.697  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.196      ; 2.518      ;
; 0.698  ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.411      ; 1.139      ;
; 0.702  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.188      ; 2.515      ;
; 0.704  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.190      ; 2.519      ;
; 0.709  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.352      ; 2.686      ;
; 0.752  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.432      ; 1.214      ;
; 0.754  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.192      ; 2.571      ;
; 0.816  ; acesso_ram:acesso|a_ula[7]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.606      ; 1.452      ;
; 0.833  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.252      ; 2.710      ;
; 0.840  ; acesso_ram:acesso|a_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.612      ; 1.482      ;
; 0.848  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.272      ; 1.150      ;
; 0.849  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.187      ; 2.661      ;
; 0.853  ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.623      ; 1.506      ;
; 0.869  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.197      ; 2.691      ;
; 0.876  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.179      ; 2.680      ;
; 0.880  ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.688      ; 1.598      ;
; 0.885  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.178      ; 2.688      ;
; 0.892  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.259      ; 1.181      ;
; 0.910  ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.601      ; 1.541      ;
; 0.913  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.191      ; 2.729      ;
; 0.923  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.205      ; 2.753      ;
; 0.933  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.204      ; 2.762      ;
; 0.952  ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.681      ; 1.663      ;
; 0.984  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.277      ; 1.291      ;
; 0.985  ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.606      ; 1.621      ;
; 1.007  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 1.645      ;
; 1.018  ; entrada_operacoes:entrada|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; -0.500       ; 2.206      ; 2.849      ;
; 1.045  ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.616      ; 1.691      ;
; 1.050  ; acesso_ram:acesso|a_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.599      ; 1.679      ;
; 1.052  ; acesso_ram:acesso|a_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.414      ; 1.496      ;
; 1.062  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.768      ; 1.860      ;
; 1.081  ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.626      ; 1.737      ;
; 1.085  ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.606      ; 1.721      ;
; 1.087  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.276      ; 1.393      ;
; 1.089  ; acesso_ram:acesso|b_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.774      ; 1.893      ;
; 1.097  ; acesso_ram:acesso|a_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 1.735      ;
; 1.103  ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.350      ; 1.483      ;
; 1.106  ; acesso_ram:acesso|a_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.607      ; 1.743      ;
; 1.135  ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.611      ; 1.776      ;
; 1.153  ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.774      ; 1.957      ;
; 1.169  ; entrada_operacoes:entrada|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.272      ; 1.471      ;
; 1.171  ; acesso_ram:acesso|a_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 1.809      ;
; 1.178  ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.618      ; 1.826      ;
; 1.182  ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.611      ; 1.823      ;
; 1.198  ; acesso_ram:acesso|b_ula[0]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.605      ; 1.833      ;
; 1.199  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.350      ; 1.579      ;
; 1.207  ; acesso_ram:acesso|a_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.612      ; 1.849      ;
; 1.215  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.622      ; 1.867      ;
; 1.230  ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.626      ; 1.886      ;
; 1.234  ; acesso_ram:acesso|a_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.774      ; 2.038      ;
; 1.234  ; acesso_ram:acesso|a_ula[15]           ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.611      ; 1.875      ;
; 1.239  ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 1.877      ;
; 1.241  ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.597      ; 1.868      ;
; 1.245  ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.600      ; 1.875      ;
; 1.248  ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.618      ; 1.896      ;
; 1.250  ; acesso_ram:acesso|a_ula[12]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.774      ; 2.054      ;
; 1.268  ; acesso_ram:acesso|b_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.606      ; 1.904      ;
; 1.275  ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.632      ; 1.937      ;
; 1.276  ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.780      ; 2.086      ;
; 1.279  ; acesso_ram:acesso|b_ula[11]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.780      ; 2.089      ;
; 1.291  ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.610      ; 1.931      ;
; 1.292  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.612      ; 1.934      ;
; 1.307  ; entrada_operacoes:entrada|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.271      ; 1.608      ;
; 1.317  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.606      ; 1.953      ;
; 1.322  ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.618      ; 1.970      ;
; 1.323  ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 1.961      ;
; 1.341  ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.611      ; 1.982      ;
; 1.344  ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.780      ; 2.154      ;
; 1.346  ; acesso_ram:acesso|b_ula[1]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.605      ; 1.981      ;
; 1.349  ; acesso_ram:acesso|a_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.604      ; 1.983      ;
; 1.352  ; acesso_ram:acesso|b_ula[4]            ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.604      ; 1.986      ;
; 1.353  ; entrada_operacoes:entrada|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.692      ; 2.075      ;
; 1.358  ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.764      ; 2.152      ;
; 1.363  ; acesso_ram:acesso|a_ula[13]           ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.771      ; 2.164      ;
; 1.367  ; acesso_ram:acesso|b_ula[7]            ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.633      ; 2.030      ;
; 1.368  ; acesso_ram:acesso|b_ula[8]            ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.632      ; 2.030      ;
; 1.369  ; acesso_ram:acesso|b_ula[10]           ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.615      ; 2.014      ;
; 1.370  ; acesso_ram:acesso|a_ula[6]            ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.409      ; 1.809      ;
; 1.371  ; acesso_ram:acesso|b_ula[3]            ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.608      ; 2.009      ;
; 1.375  ; acesso_ram:acesso|b_ula[9]            ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.780      ; 2.185      ;
; 1.377  ; acesso_ram:acesso|b_ula[2]            ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.604      ; 2.011      ;
; 1.377  ; acesso_ram:acesso|b_ula[5]            ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 0.000        ; 0.618      ; 2.025      ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -7.107    ; -0.590 ; N/A      ; N/A     ; -3.000              ;
;  clk                                   ; -6.564    ; -0.590 ; N/A      ; N/A     ; -3.000              ;
;  entrada_operacoes:entrada|operacao[0] ; -7.107    ; -0.202 ; N/A      ; N/A     ; 0.345               ;
; Design-wide TNS                        ; -2358.371 ; -0.612 ; 0.0      ; 0.0     ; -1423.897           ;
;  clk                                   ; -2252.391 ; -0.590 ; N/A      ; N/A     ; -1423.897           ;
;  entrada_operacoes:entrada|operacao[0] ; -105.980  ; -0.224 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 5257     ; 448      ; 314      ; 8        ;
; entrada_operacoes:entrada|operacao[0] ; clk                                   ; 161      ; 113      ; 0        ; 0        ;
; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 1800     ; 0        ; 0        ; 0        ;
; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 265      ; 265      ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 5257     ; 448      ; 314      ; 8        ;
; entrada_operacoes:entrada|operacao[0] ; clk                                   ; 161      ; 113      ; 0        ; 0        ;
; clk                                   ; entrada_operacoes:entrada|operacao[0] ; 1800     ; 0        ; 0        ; 0        ;
; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; 265      ; 265      ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 150   ; 150  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                               ;
+---------------------------------------+---------------------------------------+------+-------------+
; Target                                ; Clock                                 ; Type ; Status      ;
+---------------------------------------+---------------------------------------+------+-------------+
; clk                                   ; clk                                   ; Base ; Constrained ;
; entrada_operacoes:entrada|operacao[0] ; entrada_operacoes:entrada|operacao[0] ; Base ; Constrained ;
+---------------------------------------+---------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; botoes[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; a[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; botoes[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; a[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec  3 10:23:06 2019
Info: Command: quartus_sta projeto_final -c projeto_final
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name entrada_operacoes:entrada|operacao[0] entrada_operacoes:entrada|operacao[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.107            -105.980 entrada_operacoes:entrada|operacao[0] 
    Info (332119):    -6.564           -2252.391 clk 
Info (332146): Worst-case hold slack is -0.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.590              -0.590 clk 
    Info (332119):     0.257               0.000 entrada_operacoes:entrada|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1423.897 clk 
    Info (332119):     0.400               0.000 entrada_operacoes:entrada|operacao[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.541             -97.097 entrada_operacoes:entrada|operacao[0] 
    Info (332119):    -5.949           -2012.542 clk 
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.563              -0.563 clk 
    Info (332119):     0.369               0.000 entrada_operacoes:entrada|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1407.001 clk 
    Info (332119):     0.345               0.000 entrada_operacoes:entrada|operacao[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.047            -945.351 clk 
    Info (332119):    -2.991             -44.725 entrada_operacoes:entrada|operacao[0] 
Info (332146): Worst-case hold slack is -0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.388              -0.388 clk 
    Info (332119):    -0.202              -0.224 entrada_operacoes:entrada|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -755.889 clk 
    Info (332119):     0.404               0.000 entrada_operacoes:entrada|operacao[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 932 megabytes
    Info: Processing ended: Tue Dec  3 10:23:10 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


