INFO: [VRFC 10-2263] Analyzing Verilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/new/hexconverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexconverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NexysVideo_A
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:240]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/new/ram_iface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_iface
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sim_1/imports/new/test_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
