// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "11/14/2015 18:52:43"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multicycle (
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDR);
input 	[4:0] SW;
input 	[1:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \~GND~combout ;
wire \Control|state.c4_ori~DUPLICATE_q ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ;
wire \Control|state~33_combout ;
wire \Control|state.c3_bz~q ;
wire \Control|state~32_combout ;
wire \Control|state.c3_bnz~q ;
wire \Control|state~34_combout ;
wire \Control|state.c3_bpz~q ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|tmp_out~13_combout ;
wire \ALU|tmp_out[0]~0_combout ;
wire \ALU|tmp_out[4]~10_combout ;
wire \ALU|tmp_out[4]~11_combout ;
wire \ALU|tmp_out[4]~12_combout ;
wire \ALU|tmp_out[3]~7_combout ;
wire \Control|Selector2~0_combout ;
wire \ALU|tmp_out[3]~6_combout ;
wire \ALU|tmp_out[3]~19_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \Control|WideOr4~combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[3]~5_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ;
wire \ALU|tmp_out[3]~2_combout ;
wire \ALU|tmp_out[3]~3_combout ;
wire \Control|state.c3_asn~q ;
wire \ALU|tmp_out[3]~1_combout ;
wire \ALU|tmp_out[3]~4_combout ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~1_sumout ;
wire \PC|lpm_ff_component|dffs[7]~feeder_combout ;
wire \ALU|tmp_out[4]~8_combout ;
wire \ALU|tmp_out[4]~9_combout ;
wire \Z~1_combout ;
wire \Z~4_combout ;
wire \ALU|tmp_out~16_combout ;
wire \ALU|tmp_out~14_combout ;
wire \ALU|tmp_out~15_combout ;
wire \Z~2_combout ;
wire \Z~3_combout ;
wire \Z~0_combout ;
wire \Z~5_combout ;
wire \Z~q ;
wire \N~feeder_combout ;
wire \N~q ;
wire \Control|Selector1~0_combout ;
wire \ALU|Add0~25_sumout ;
wire \PC|lpm_ff_component|dffs[6]~feeder_combout ;
wire \PC|lpm_ff_component|dffs[6]~DUPLICATE_q ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout ;
wire \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ;
wire \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout ;
wire \ALU|Add0~34_cout ;
wire \ALU|Add0~6 ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~14 ;
wire \ALU|Add0~18 ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~21_sumout ;
wire \PC|lpm_ff_component|dffs[5]~feeder_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ;
wire \ALU|Add0~29_sumout ;
wire \PC|lpm_ff_component|dffs[4]~feeder_combout ;
wire \ALU|tmp_out[4]~18_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \Control|state~35_combout ;
wire \Control|state.c3_ori~q ;
wire \Control|state.c4_ori~q ;
wire \Control|WideOr0~0_combout ;
wire \ALU|Add0~17_sumout ;
wire \PC|lpm_ff_component|dffs[3]~feeder_combout ;
wire \ALU|tmp_out[3]~17_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \ALU|Add0~13_sumout ;
wire \PC|lpm_ff_component|dffs[2]~feeder_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \ALU|Add0~9_sumout ;
wire \PC|lpm_ff_component|dffs[1]~feeder_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \Control|always0~0_combout ;
wire \Control|state~29_combout ;
wire \Control|state.c3_asn~DUPLICATE_q ;
wire \Control|ALUop[0]~0_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Add0~5_sumout ;
wire \PC|lpm_ff_component|dffs[0]~feeder_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \Control|state~27_combout ;
wire \Control|state.c3_load~q ;
wire \Control|WideOr0~1_combout ;
wire \Control|Selector0~0_combout ;
wire \Control|state.c3_stop~0_combout ;
wire \Control|state.c3_stop~q ;
wire \Control|WideOr0~combout ;
wire \Control|state.c1~q ;
wire \Control|state.c2~q ;
wire \Control|state~26_combout ;
wire \Control|state~31_combout ;
wire \Control|state.c3_store~q ;
wire \Control|state~30_combout ;
wire \Control|state.c3_shift~DUPLICATE_q ;
wire \Control|state~36_combout ;
wire \Control|state.reset_s~q ;
wire \cycle_count[8]~0_combout ;
wire \cycle_count[0]~1_combout ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \cycle_count[4]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \cycle_count[5]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \cycle_count[6]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \cycle_count[11]~DUPLICATE_q ;
wire \ALUOut_reg|lpm_ff_component|dffs[0]~feeder_combout ;
wire \Control|state.c4_load~q ;
wire \Control|WideOr6~combout ;
wire \Control|state.c4_load~DUPLICATE_q ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \Control|state.c3_shift~q ;
wire \Control|state~28_combout ;
wire \Control|state.c4_asnsh~q ;
wire \Control|state.c5_ori~q ;
wire \RF_block|Decoder0~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[1]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[3]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[2]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \HEX_display|hex7|WideOr13~0_combout ;
wire \SW[2]~input_o ;
wire \HEX_display|hex7|out_lo[0]~6_combout ;
wire \HEX_display|hex7|WideOr12~0_combout ;
wire \HEX_display|hex7|out_lo[1]~5_combout ;
wire \HEX_display|hex7|WideOr11~0_combout ;
wire \HEX_display|hex7|out_lo[2]~4_combout ;
wire \HEX_display|hex7|WideOr10~0_combout ;
wire \HEX_display|hex7|out_lo[3]~3_combout ;
wire \HEX_display|hex7|WideOr9~0_combout ;
wire \HEX_display|hex7|out_lo[4]~2_combout ;
wire \HEX_display|hex7|WideOr8~0_combout ;
wire \HEX_display|hex7|out_lo[5]~1_combout ;
wire \HEX_display|hex7|WideOr7~0_combout ;
wire \HEX_display|hex7|out_lo[6]~0_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \cycle_count[14]~DUPLICATE_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \ALUOut_reg|lpm_ff_component|dffs[4]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[5]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[7]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \ALUOut_reg|lpm_ff_component|dffs[6]~feeder_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \HEX_display|hex6|WideOr13~0_combout ;
wire \cycle_count[12]~DUPLICATE_q ;
wire \HEX_display|hex6|out_lo[0]~6_combout ;
wire \RF_block|r1[7]~DUPLICATE_q ;
wire \HEX_display|hex6|WideOr12~0_combout ;
wire \HEX_display|hex6|out_lo[1]~5_combout ;
wire \HEX_display|hex6|WideOr11~0_combout ;
wire \HEX_display|hex6|out_lo[2]~4_combout ;
wire \HEX_display|hex6|WideOr10~0_combout ;
wire \HEX_display|hex6|out_lo[3]~3_combout ;
wire \HEX_display|hex6|WideOr9~0_combout ;
wire \HEX_display|hex6|out_lo[4]~2_combout ;
wire \HEX_display|hex6|WideOr8~0_combout ;
wire \HEX_display|hex6|out_lo[5]~1_combout ;
wire \HEX_display|hex6|WideOr7~0_combout ;
wire \HEX_display|hex6|out_lo[6]~0_combout ;
wire \RF_block|Decoder0~1_combout ;
wire \HEX_display|hex5|WideOr13~0_combout ;
wire \HEX_display|hex5|out_lo[0]~6_combout ;
wire \HEX_display|hex5|WideOr12~0_combout ;
wire \HEX_display|hex5|out_lo[1]~5_combout ;
wire \HEX_display|hex5|WideOr11~0_combout ;
wire \HEX_display|hex5|out_lo[2]~4_combout ;
wire \HEX_display|hex5|WideOr10~0_combout ;
wire \HEX_display|hex5|out_lo[3]~3_combout ;
wire \HEX_display|hex5|WideOr9~0_combout ;
wire \HEX_display|hex5|out_lo[4]~2_combout ;
wire \HEX_display|hex5|WideOr8~0_combout ;
wire \HEX_display|hex5|out_lo[5]~1_combout ;
wire \HEX_display|hex5|WideOr7~0_combout ;
wire \HEX_display|hex5|out_lo[6]~0_combout ;
wire \HEX_display|hex4|WideOr13~0_combout ;
wire \HEX_display|hex4|out_lo[0]~6_combout ;
wire \HEX_display|hex4|WideOr12~0_combout ;
wire \HEX_display|hex4|out_lo[1]~5_combout ;
wire \HEX_display|hex4|WideOr11~0_combout ;
wire \HEX_display|hex4|out_lo[2]~4_combout ;
wire \HEX_display|hex4|WideOr10~0_combout ;
wire \HEX_display|hex4|out_lo[3]~3_combout ;
wire \HEX_display|hex4|WideOr9~0_combout ;
wire \HEX_display|hex4|out_lo[4]~2_combout ;
wire \HEX_display|hex4|WideOr8~0_combout ;
wire \HEX_display|hex4|out_lo[5]~1_combout ;
wire \HEX_display|hex4|WideOr7~0_combout ;
wire \HEX_display|hex4|out_lo[6]~0_combout ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \Mux7~0_combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \LEDR~0_combout ;
wire \LEDR~1_combout ;
wire [7:0] \MDR_reg|lpm_ff_component|dffs ;
wire [7:0] \ALUOut_reg|lpm_ff_component|dffs ;
wire [7:0] \RF_block|r1 ;
wire [7:0] \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \PC|lpm_ff_component|dffs ;
wire [7:0] \ALU1_mux|lpm_mux_component|auto_generated|data0_wire ;
wire [7:0] \IR_reg|lpm_ff_component|dffs ;
wire [15:0] cycle_count;
wire [7:0] \RF_block|r0 ;

wire [19:0] \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [0] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [2] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [4] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [5] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [7] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \IR_reg|lpm_ff_component|dffs [0] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IR_reg|lpm_ff_component|dffs [1] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IR_reg|lpm_ff_component|dffs [2] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IR_reg|lpm_ff_component|dffs [3] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IR_reg|lpm_ff_component|dffs [4] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IR_reg|lpm_ff_component|dffs [5] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IR_reg|lpm_ff_component|dffs [6] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IR_reg|lpm_ff_component|dffs [7] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HEX_display|hex7|out_lo[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HEX_display|hex7|out_lo[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HEX_display|hex7|out_lo[2]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HEX_display|hex7|out_lo[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HEX_display|hex7|out_lo[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HEX_display|hex7|out_lo[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\HEX_display|hex7|out_lo[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HEX_display|hex6|out_lo[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HEX_display|hex6|out_lo[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HEX_display|hex6|out_lo[2]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HEX_display|hex6|out_lo[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HEX_display|hex6|out_lo[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HEX_display|hex6|out_lo[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\HEX_display|hex6|out_lo[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX_display|hex5|out_lo[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HEX_display|hex5|out_lo[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HEX_display|hex5|out_lo[2]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HEX_display|hex5|out_lo[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX_display|hex5|out_lo[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX_display|hex5|out_lo[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\HEX_display|hex5|out_lo[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX_display|hex4|out_lo[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HEX_display|hex4|out_lo[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HEX_display|hex4|out_lo[2]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HEX_display|hex4|out_lo[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX_display|hex4|out_lo[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX_display|hex4|out_lo[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\HEX_display|hex4|out_lo[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N10
dffeas \Control|state.c4_ori~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_ori~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_ori~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_ori~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c4_ori~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout  = ( !\Control|state.c1~q  & ( (!\Control|state.c4_ori~q  & \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_ori~q ),
	.datac(gnd),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h00CC00CC00000000;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N45
cyclonev_lcell_comb \Control|state~33 (
// Equation(s):
// \Control|state~33_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state~26_combout  & (!\IR_reg|lpm_ff_component|dffs [3] & (\IR_reg|lpm_ff_component|dffs [0] & \IR_reg|lpm_ff_component|dffs [2]))) ) )

	.dataa(!\Control|state~26_combout ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~33 .extended_lut = "off";
defparam \Control|state~33 .lut_mask = 64'h0004000400000000;
defparam \Control|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N46
dffeas \Control|state.c3_bz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bz .is_wysiwyg = "true";
defparam \Control|state.c3_bz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \Control|state~32 (
// Equation(s):
// \Control|state~32_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state~26_combout  & (\IR_reg|lpm_ff_component|dffs [3] & (!\IR_reg|lpm_ff_component|dffs [2] & \IR_reg|lpm_ff_component|dffs [0]))) ) )

	.dataa(!\Control|state~26_combout ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [2]),
	.datad(!\IR_reg|lpm_ff_component|dffs [0]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~32 .extended_lut = "off";
defparam \Control|state~32 .lut_mask = 64'h0010001000000000;
defparam \Control|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N43
dffeas \Control|state.c3_bnz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bnz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bnz .is_wysiwyg = "true";
defparam \Control|state.c3_bnz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \Control|state~34 (
// Equation(s):
// \Control|state~34_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\IR_reg|lpm_ff_component|dffs [2] & (\IR_reg|lpm_ff_component|dffs [0] & (\Control|state~26_combout  & \IR_reg|lpm_ff_component|dffs [3]))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [2]),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\Control|state~26_combout ),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~34 .extended_lut = "off";
defparam \Control|state~34 .lut_mask = 64'h0001000100000000;
defparam \Control|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \Control|state.c3_bpz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bpz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bpz .is_wysiwyg = "true";
defparam \Control|state.c3_bpz .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  = ( \Control|state.c3_bpz~q  & ( !\Control|state.c3_shift~DUPLICATE_q  ) ) # ( !\Control|state.c3_bpz~q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (((\Control|state.c3_bnz~q ) # 
// (\Control|state.c4_ori~DUPLICATE_q )) # (\Control|state.c3_bz~q ))) ) )

	.dataa(!\Control|state.c3_bz~q ),
	.datab(!\Control|state.c4_ori~DUPLICATE_q ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c3_bnz~q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_bpz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h70F070F0F0F0F0F0;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = ( \IR_reg|lpm_ff_component|dffs [2] & ( \Control|state.c4_ori~DUPLICATE_q  & ( !\Control|state.c3_shift~DUPLICATE_q  ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [2] & ( \Control|state.c4_ori~DUPLICATE_q  & ( 
// !\Control|state.c3_shift~DUPLICATE_q  ) ) ) # ( \IR_reg|lpm_ff_component|dffs [2] & ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\Control|state.c3_asn~DUPLICATE_q  & (!\Control|state.c3_shift~DUPLICATE_q  & ((\IR_reg|lpm_ff_component|dffs [3]) # 
// (\IR_reg|lpm_ff_component|dffs [0])))) ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [2] & ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\Control|state.c3_asn~DUPLICATE_q  & !\Control|state.c3_shift~DUPLICATE_q ) ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(!\IR_reg|lpm_ff_component|dffs [2]),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~0 .extended_lut = "off";
defparam \ALU|Equal0~0 .lut_mask = 64'h50501050F0F0F0F0;
defparam \ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \ALU|tmp_out~13 (
// Equation(s):
// \ALU|tmp_out~13_combout  = ( \ALU|Equal0~0_combout  & ( \Control|ALUop[0]~0_combout  ) )

	.dataa(!\Control|ALUop[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out~13 .extended_lut = "off";
defparam \ALU|tmp_out~13 .lut_mask = 64'h0000000055555555;
defparam \ALU|tmp_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \ALU|tmp_out[0]~0 (
// Equation(s):
// \ALU|tmp_out[0]~0_combout  = ( \IR_reg|lpm_ff_component|dffs [2] & ( \Control|state.c4_ori~DUPLICATE_q  ) ) # ( !\IR_reg|lpm_ff_component|dffs [2] & ( \Control|state.c4_ori~DUPLICATE_q  ) ) # ( \IR_reg|lpm_ff_component|dffs [2] & ( 
// !\Control|state.c4_ori~DUPLICATE_q  & ( ((\Control|state.c3_asn~DUPLICATE_q  & ((\IR_reg|lpm_ff_component|dffs [3]) # (\IR_reg|lpm_ff_component|dffs [0])))) # (\Control|state.c3_shift~DUPLICATE_q ) ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [2] & ( 
// !\Control|state.c4_ori~DUPLICATE_q  & ( (\Control|state.c3_shift~DUPLICATE_q ) # (\Control|state.c3_asn~DUPLICATE_q ) ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(!\IR_reg|lpm_ff_component|dffs [2]),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[0]~0 .extended_lut = "off";
defparam \ALU|tmp_out[0]~0 .lut_mask = 64'h5F5F1F5FFFFFFFFF;
defparam \ALU|tmp_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N15
cyclonev_lcell_comb \ALU|tmp_out[4]~10 (
// Equation(s):
// \ALU|tmp_out[4]~10_combout  = ( \Control|state.c4_ori~DUPLICATE_q  & ( (!\IR_reg|lpm_ff_component|dffs [1] & !\IR_reg|lpm_ff_component|dffs [3]) ) ) # ( !\Control|state.c4_ori~DUPLICATE_q  & ( !\IR_reg|lpm_ff_component|dffs [3] ) )

	.dataa(gnd),
	.datab(!\IR_reg|lpm_ff_component|dffs [1]),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~10 .extended_lut = "off";
defparam \ALU|tmp_out[4]~10 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \ALU|tmp_out[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \ALU|tmp_out[4]~11 (
// Equation(s):
// \ALU|tmp_out[4]~11_combout  = ( \Control|state.c3_asn~DUPLICATE_q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & ((!\IR_reg|lpm_ff_component|dffs [2]) # ((!\ALU|tmp_out[4]~10_combout ) # (\IR_reg|lpm_ff_component|dffs [0])))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [2]),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\ALU|tmp_out[4]~10_combout ),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_asn~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~11 .extended_lut = "off";
defparam \ALU|tmp_out[4]~11 .lut_mask = 64'h00000000FB00FB00;
defparam \ALU|tmp_out[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \ALU|tmp_out[4]~12 (
// Equation(s):
// \ALU|tmp_out[4]~12_combout  = ( !\ALU|tmp_out[4]~11_combout  & ( \Control|ALUop[0]~0_combout  ) ) # ( !\ALU|tmp_out[4]~11_combout  & ( !\Control|ALUop[0]~0_combout  & ( (!\ALU|Equal0~0_combout ) # 
// ((!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout  & ((!\Control|WideOr0~0_combout ) # (!\PC|lpm_ff_component|dffs [4])))) ) ) )

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\Control|WideOr0~0_combout ),
	.datad(!\PC|lpm_ff_component|dffs [4]),
	.datae(!\ALU|tmp_out[4]~11_combout ),
	.dataf(!\Control|ALUop[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~12 .extended_lut = "off";
defparam \ALU|tmp_out[4]~12 .lut_mask = 64'hEEEA0000FFFF0000;
defparam \ALU|tmp_out[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \ALU|tmp_out[3]~7 (
// Equation(s):
// \ALU|tmp_out[3]~7_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( \PC|lpm_ff_component|dffs [3] & ( (!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & (((\ALU|Equal0~0_combout  & 
// !\Control|ALUop[0]~0_combout )))) # (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & (\Control|WideOr0~0_combout )) ) ) ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( 
// \PC|lpm_ff_component|dffs [3] & ( (\ALU|Equal0~0_combout  & !\Control|ALUop[0]~0_combout ) ) ) ) # ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( !\PC|lpm_ff_component|dffs [3] & ( (\ALU|Equal0~0_combout  & 
// (!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & !\Control|ALUop[0]~0_combout )) ) ) ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( !\PC|lpm_ff_component|dffs [3] & ( 
// (\ALU|Equal0~0_combout  & !\Control|ALUop[0]~0_combout ) ) ) )

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\PC|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~7 .extended_lut = "off";
defparam \ALU|tmp_out[3]~7 .lut_mask = 64'h3300300033003505;
defparam \ALU|tmp_out[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \Control|Selector2~0 (
// Equation(s):
// \Control|Selector2~0_combout  = ( !\Control|state.c4_ori~DUPLICATE_q  & ( (!\Control|state.c3_asn~DUPLICATE_q ) # ((\IR_reg|lpm_ff_component|dffs [2] & (!\IR_reg|lpm_ff_component|dffs [3] & !\IR_reg|lpm_ff_component|dffs [0]))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [2]),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\Control|state.c3_asn~DUPLICATE_q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [0]),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector2~0 .extended_lut = "off";
defparam \Control|Selector2~0 .lut_mask = 64'hF4F0F4F000000000;
defparam \Control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \ALU|tmp_out[3]~6 (
// Equation(s):
// \ALU|tmp_out[3]~6_combout  = (!\Control|Selector2~0_combout  & (!\Control|state.c3_shift~DUPLICATE_q )) # (\Control|Selector2~0_combout  & (\Control|state.c3_shift~DUPLICATE_q  & !\Control|ALUop[0]~0_combout ))

	.dataa(!\Control|Selector2~0_combout ),
	.datab(gnd),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~6 .extended_lut = "off";
defparam \ALU|tmp_out[3]~6 .lut_mask = 64'hA5A0A5A0A5A0A5A0;
defparam \ALU|tmp_out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \ALU|tmp_out[3]~19 (
// Equation(s):
// \ALU|tmp_out[3]~19_combout  = ( \ALU|tmp_out[3]~6_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( (\ALU|Equal0~0_combout  & ((!\Control|ALUop[0]~0_combout  & 
// (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout )) # (\Control|ALUop[0]~0_combout  & ((!\ALU|tmp_out[3]~7_combout ))))) ) ) ) # ( !\ALU|tmp_out[3]~6_combout  & ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & (\ALU|Equal0~0_combout  & !\Control|ALUop[0]~0_combout )) ) ) ) # ( \ALU|tmp_out[3]~6_combout  & ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( (\ALU|Equal0~0_combout  & (!\ALU|tmp_out[3]~7_combout  & \Control|ALUop[0]~0_combout )) ) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\ALU|tmp_out[3]~7_combout ),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(!\ALU|tmp_out[3]~6_combout ),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~19 .extended_lut = "off";
defparam \ALU|tmp_out[3]~19 .lut_mask = 64'h0000003011001130;
defparam \ALU|tmp_out[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [5] & ( ((!\Control|state.c4_ori~DUPLICATE_q  & !\Control|state.c1~q )) # (\IR_reg|lpm_ff_component|dffs [4]) ) ) # ( 
// !\IR_reg|lpm_ff_component|dffs [5] & ( (\IR_reg|lpm_ff_component|dffs [4] & ((\Control|state.c1~q ) # (\Control|state.c4_ori~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_ori~DUPLICATE_q ),
	.datac(!\Control|state.c1~q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \Control|WideOr4 (
// Equation(s):
// \Control|WideOr4~combout  = ( !\Control|state.c3_bpz~q  & ( (!\Control|state.c4_ori~DUPLICATE_q  & (!\Control|state.c3_bz~q  & !\Control|state.c3_bnz~q )) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_ori~DUPLICATE_q ),
	.datac(!\Control|state.c3_bz~q ),
	.datad(!\Control|state.c3_bnz~q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_bpz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr4 .extended_lut = "off";
defparam \Control|WideOr4 .lut_mask = 64'hC000C00000000000;
defparam \Control|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  = ( \Control|WideOr4~combout  & ( (\Control|state.c3_shift~DUPLICATE_q  & \IR_reg|lpm_ff_component|dffs [4]) ) ) # ( !\Control|WideOr4~combout  & ( 
// (!\Control|state.c3_shift~DUPLICATE_q  & (\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout )) # (\Control|state.c3_shift~DUPLICATE_q  & ((\IR_reg|lpm_ff_component|dffs [4]))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(!\Control|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h505F505F000F000F;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [3] & ( \Control|state.c1~q  ) ) # ( !\IR_reg|lpm_ff_component|dffs [3] & ( \Control|state.c1~q  & ( (!\Control|state.c4_ori~DUPLICATE_q  & 
// (!\Control|state.c3_bpz~q  & (!\Control|state.c3_bz~q  & !\Control|state.c3_bnz~q ))) ) ) ) # ( \IR_reg|lpm_ff_component|dffs [3] & ( !\Control|state.c1~q  & ( \Control|state.c4_ori~DUPLICATE_q  ) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\Control|state.c3_bpz~q ),
	.datac(!\Control|state.c3_bz~q ),
	.datad(!\Control|state.c3_bnz~q ),
	.datae(!\IR_reg|lpm_ff_component|dffs [3]),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h000055558000FFFF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout  = ( \Control|state.c3_bnz~q  & ( !\Control|state.c1~q  & ( (!\Control|state.c4_ori~DUPLICATE_q  & \IR_reg|lpm_ff_component|dffs [4]) ) ) ) # ( !\Control|state.c3_bnz~q  & ( 
// !\Control|state.c1~q  & ( (!\Control|state.c4_ori~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [4] & ((\Control|state.c3_bpz~q ) # (\Control|state.c3_bz~q )))) ) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [4]),
	.datac(!\Control|state.c3_bz~q ),
	.datad(!\Control|state.c3_bpz~q ),
	.datae(!\Control|state.c3_bnz~q ),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1 .lut_mask = 64'h0222222200000000;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout  & ( (\Control|state.c3_shift~DUPLICATE_q  & !\IR_reg|lpm_ff_component|dffs [3]) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout )) # (\Control|state.c3_shift~DUPLICATE_q  & 
// ((!\IR_reg|lpm_ff_component|dffs [3]))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0 .lut_mask = 64'hBB88BB8833003300;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \ALU|tmp_out[3]~5 (
// Equation(s):
// \ALU|tmp_out[3]~5_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|state.c3_shift~DUPLICATE_q  & (!\Control|ALUop[0]~0_combout  & 
// (\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & \Control|Selector2~0_combout ))) ) ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|state.c3_shift~DUPLICATE_q  & 
// (!\Control|ALUop[0]~0_combout  & \Control|Selector2~0_combout )) ) )

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(!\Control|ALUop[0]~0_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~5 .extended_lut = "off";
defparam \ALU|tmp_out[3]~5 .lut_mask = 64'h0044004400040004;
defparam \ALU|tmp_out[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [5] & ( ((\IR_reg|lpm_ff_component|dffs [6]) # (\Control|state.c1~q )) # (\Control|state.c4_ori~DUPLICATE_q ) ) ) # ( 
// !\IR_reg|lpm_ff_component|dffs [5] & ( (!\Control|state.c4_ori~DUPLICATE_q  & (!\Control|state.c1~q  & \IR_reg|lpm_ff_component|dffs [6])) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(!\IR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0088008877FF77FF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  = (\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & !\Control|WideOr4~combout )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\Control|WideOr4~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .lut_mask = 64'h4444444444444444;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \ALU|tmp_out[3]~2 (
// Equation(s):
// \ALU|tmp_out[3]~2_combout  = ( \IR_reg|lpm_ff_component|dffs [5] & ( (!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  & (!\Control|state.c3_shift~DUPLICATE_q  & 
// ((\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ) # (\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout )))) ) ) # ( !\IR_reg|lpm_ff_component|dffs [5] & ( 
// (!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  & (((\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout )) # (\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  & (\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ) # 
// (\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.datab(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~2 .extended_lut = "off";
defparam \ALU|tmp_out[3]~2 .lut_mask = 64'h23AF23AF20A020A0;
defparam \ALU|tmp_out[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \ALU|tmp_out[3]~3 (
// Equation(s):
// \ALU|tmp_out[3]~3_combout  = ( \IR_reg|lpm_ff_component|dffs [5] & ( (!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  & (!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & 
// !\Control|state.c3_shift~DUPLICATE_q )) ) ) # ( !\IR_reg|lpm_ff_component|dffs [5] & ( (!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ((!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ) # 
// (\Control|state.c3_shift~DUPLICATE_q ))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~3 .extended_lut = "off";
defparam \ALU|tmp_out[3]~3 .lut_mask = 64'hA0F0A0F0A000A000;
defparam \ALU|tmp_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N50
dffeas \Control|state.c3_asn (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_asn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_asn .is_wysiwyg = "true";
defparam \Control|state.c3_asn .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[4] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4] = ( !\Control|state.c4_ori~DUPLICATE_q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (!\Control|state.c3_asn~q  & \PC|lpm_ff_component|dffs [4])) ) )

	.dataa(gnd),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\Control|state.c3_asn~q ),
	.datad(!\PC|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[4] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[4] .lut_mask = 64'h00C000C000000000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[5] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5] = ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\PC|lpm_ff_component|dffs [5] & (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|state.c3_asn~q )) ) )

	.dataa(!\PC|lpm_ff_component|dffs [5]),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\Control|state.c3_asn~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[5] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[5] .lut_mask = 64'h4040404000000000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[6] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] = ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\PC|lpm_ff_component|dffs [6] & (!\Control|state.c3_asn~DUPLICATE_q  & !\Control|state.c3_shift~DUPLICATE_q )) ) )

	.dataa(!\PC|lpm_ff_component|dffs [6]),
	.datab(!\Control|state.c3_asn~DUPLICATE_q ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[6] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[6] .lut_mask = 64'h4040404000000000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \ALU|tmp_out[3]~1 (
// Equation(s):
// \ALU|tmp_out[3]~1_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [1]) ) ) 
// ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [1]) ) ) ) # ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [0]) ) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [2]) ) ) )

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\PC|lpm_ff_component|dffs [0]),
	.datac(!\PC|lpm_ff_component|dffs [2]),
	.datad(!\PC|lpm_ff_component|dffs [1]),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~1 .extended_lut = "off";
defparam \ALU|tmp_out[3]~1 .lut_mask = 64'h0505111100550055;
defparam \ALU|tmp_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \ALU|tmp_out[3]~4 (
// Equation(s):
// \ALU|tmp_out[3]~4_combout  = ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( \ALU|tmp_out[3]~1_combout  & ( (!\ALU|tmp_out[3]~2_combout  & ((!\ALU|tmp_out[3]~3_combout ) # ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4])))) # 
// (\ALU|tmp_out[3]~2_combout  & (((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5])) # (\ALU|tmp_out[3]~3_combout ))) ) ) ) # ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( \ALU|tmp_out[3]~1_combout  & ( 
// (!\ALU|tmp_out[3]~2_combout  & ((!\ALU|tmp_out[3]~3_combout ) # ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4])))) # (\ALU|tmp_out[3]~2_combout  & (!\ALU|tmp_out[3]~3_combout  & ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5])))) 
// ) ) ) # ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( !\ALU|tmp_out[3]~1_combout  & ( (!\ALU|tmp_out[3]~2_combout  & (\ALU|tmp_out[3]~3_combout  & (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4]))) # (\ALU|tmp_out[3]~2_combout 
//  & (((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5])) # (\ALU|tmp_out[3]~3_combout ))) ) ) ) # ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( !\ALU|tmp_out[3]~1_combout  & ( (!\ALU|tmp_out[3]~2_combout  & 
// (\ALU|tmp_out[3]~3_combout  & (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4]))) # (\ALU|tmp_out[3]~2_combout  & (!\ALU|tmp_out[3]~3_combout  & ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5])))) ) ) )

	.dataa(!\ALU|tmp_out[3]~2_combout ),
	.datab(!\ALU|tmp_out[3]~3_combout ),
	.datac(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [4]),
	.datad(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5]),
	.datae(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6]),
	.dataf(!\ALU|tmp_out[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~4 .extended_lut = "off";
defparam \ALU|tmp_out[3]~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \ALU|tmp_out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_sumout  = SUM(( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [5]) ) + ( \ALU|Add0~30  ))
// \ALU|Add0~22  = CARRY(( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [5]) ) + ( \ALU|Add0~30  ))

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\PC|lpm_ff_component|dffs [5]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~21_sumout ),
	.cout(\ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~21 .extended_lut = "off";
defparam \ALU|Add0~21 .lut_mask = 64'h0000FAFA0000CC33;
defparam \ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_sumout  = SUM(( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [6]) ) + ( \ALU|Add0~22  ))
// \ALU|Add0~26  = CARRY(( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [6]) ) + ( \ALU|Add0~22  ))

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [6]),
	.datag(gnd),
	.cin(\ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~25_sumout ),
	.cout(\ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~25 .extended_lut = "off";
defparam \ALU|Add0~25 .lut_mask = 64'h0000FFAA0000C3C3;
defparam \ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_sumout  = SUM(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [7]) ) + ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout  $ (\ALU|Equal0~1_combout ) ) + ( \ALU|Add0~26  ))

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\Control|WideOr0~0_combout ),
	.datad(!\PC|lpm_ff_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~1 .extended_lut = "off";
defparam \ALU|Add0~1 .lut_mask = 64'h000066660000000F;
defparam \ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[7]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[7]~feeder_combout  = ( \ALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[7]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|lpm_ff_component|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N10
dffeas \PC|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[7]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N57
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[7] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7] = (!\Control|state.c3_asn~DUPLICATE_q  & (!\Control|state.c4_ori~q  & (!\Control|state.c3_shift~DUPLICATE_q  & \PC|lpm_ff_component|dffs [7])))

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\Control|state.c4_ori~q ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\PC|lpm_ff_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[7] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[7] .lut_mask = 64'h0080008000800080;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \ALU|tmp_out[4]~8 (
// Equation(s):
// \ALU|tmp_out[4]~8_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\PC|lpm_ff_component|dffs [2] & \Control|WideOr0~0_combout ) ) ) 
// ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\PC|lpm_ff_component|dffs [2] & \Control|WideOr0~0_combout ) ) ) ) # ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [1]) ) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout  & ( !\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  & ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [3]) ) ) )

	.dataa(!\PC|lpm_ff_component|dffs [2]),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\PC|lpm_ff_component|dffs [3]),
	.datad(!\PC|lpm_ff_component|dffs [1]),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~8 .extended_lut = "off";
defparam \ALU|tmp_out[4]~8 .lut_mask = 64'h0303003311111111;
defparam \ALU|tmp_out[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \ALU|tmp_out[4]~9 (
// Equation(s):
// \ALU|tmp_out[4]~9_combout  = ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( \ALU|tmp_out[4]~8_combout  & ( (!\ALU|tmp_out[3]~3_combout ) # ((!\ALU|tmp_out[3]~2_combout  & ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5]))) # 
// (\ALU|tmp_out[3]~2_combout  & (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7]))) ) ) ) # ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( \ALU|tmp_out[4]~8_combout  & ( (!\ALU|tmp_out[3]~2_combout  & 
// (((!\ALU|tmp_out[3]~3_combout ) # (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5])))) # (\ALU|tmp_out[3]~2_combout  & (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7] & ((\ALU|tmp_out[3]~3_combout )))) ) ) ) # ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( !\ALU|tmp_out[4]~8_combout  & ( (!\ALU|tmp_out[3]~2_combout  & (((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5] & \ALU|tmp_out[3]~3_combout )))) # (\ALU|tmp_out[3]~2_combout  & 
// (((!\ALU|tmp_out[3]~3_combout )) # (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7]))) ) ) ) # ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6] & ( !\ALU|tmp_out[4]~8_combout  & ( (\ALU|tmp_out[3]~3_combout  & 
// ((!\ALU|tmp_out[3]~2_combout  & ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5]))) # (\ALU|tmp_out[3]~2_combout  & (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7])))) ) ) )

	.dataa(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [7]),
	.datab(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [5]),
	.datac(!\ALU|tmp_out[3]~2_combout ),
	.datad(!\ALU|tmp_out[3]~3_combout ),
	.datae(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [6]),
	.dataf(!\ALU|tmp_out[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~9 .extended_lut = "off";
defparam \ALU|tmp_out[4]~9 .lut_mask = 64'h00350F35F035FF35;
defparam \ALU|tmp_out[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \Z~1 (
// Equation(s):
// \Z~1_combout  = ( \ALU|tmp_out[3]~4_combout  & ( \ALU|tmp_out[4]~9_combout  & ( (\ALU|tmp_out[0]~0_combout  & ((!\ALU|tmp_out[4]~12_combout ) # ((\ALU|tmp_out[3]~5_combout ) # (\ALU|tmp_out[3]~19_combout )))) ) ) ) # ( !\ALU|tmp_out[3]~4_combout  & ( 
// \ALU|tmp_out[4]~9_combout  & ( (\ALU|tmp_out[0]~0_combout  & ((!\ALU|tmp_out[4]~12_combout ) # ((\ALU|tmp_out[3]~5_combout ) # (\ALU|tmp_out[3]~19_combout )))) ) ) ) # ( \ALU|tmp_out[3]~4_combout  & ( !\ALU|tmp_out[4]~9_combout  & ( 
// (\ALU|tmp_out[0]~0_combout  & ((!\ALU|tmp_out[4]~12_combout ) # ((\ALU|tmp_out[3]~5_combout ) # (\ALU|tmp_out[3]~19_combout )))) ) ) ) # ( !\ALU|tmp_out[3]~4_combout  & ( !\ALU|tmp_out[4]~9_combout  & ( (\ALU|tmp_out[0]~0_combout  & 
// ((!\ALU|tmp_out[4]~12_combout ) # (\ALU|tmp_out[3]~19_combout ))) ) ) )

	.dataa(!\ALU|tmp_out[4]~12_combout ),
	.datab(!\ALU|tmp_out[3]~19_combout ),
	.datac(!\ALU|tmp_out[0]~0_combout ),
	.datad(!\ALU|tmp_out[3]~5_combout ),
	.datae(!\ALU|tmp_out[3]~4_combout ),
	.dataf(!\ALU|tmp_out[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~1 .extended_lut = "off";
defparam \Z~1 .lut_mask = 64'h0B0B0B0F0B0F0B0F;
defparam \Z~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \Z~4 (
// Equation(s):
// \Z~4_combout  = ( \ALU|Add0~25_sumout  & ( !\ALU|tmp_out[0]~0_combout  ) ) # ( !\ALU|Add0~25_sumout  & ( (!\ALU|tmp_out[0]~0_combout  & ((\ALU|Add0~21_sumout ) # (\ALU|Add0~29_sumout ))) ) )

	.dataa(!\ALU|tmp_out[0]~0_combout ),
	.datab(!\ALU|Add0~29_sumout ),
	.datac(!\ALU|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~4 .extended_lut = "off";
defparam \Z~4 .lut_mask = 64'h2A2A2A2AAAAAAAAA;
defparam \Z~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \ALU|tmp_out~16 (
// Equation(s):
// \ALU|tmp_out~16_combout  = ( \Control|ALUop[0]~0_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|Selector2~0_combout ) ) ) # ( !\Control|ALUop[0]~0_combout  & ( (\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & 
// (!\Control|WideOr4~combout  & (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|Selector2~0_combout ))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\Control|WideOr4~combout ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|ALUop[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out~16 .extended_lut = "off";
defparam \ALU|tmp_out~16 .lut_mask = 64'h40004000F000F000;
defparam \ALU|tmp_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \ALU|tmp_out~14 (
// Equation(s):
// \ALU|tmp_out~14_combout  = ( \Control|ALUop[0]~0_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|Selector2~0_combout ) ) ) # ( !\Control|ALUop[0]~0_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (!\Control|Selector2~0_combout  & 
// ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ) # (\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|ALUop[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out~14 .extended_lut = "off";
defparam \ALU|tmp_out~14 .lut_mask = 64'h4C004C00CC00CC00;
defparam \ALU|tmp_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \ALU|tmp_out~15 (
// Equation(s):
// \ALU|tmp_out~15_combout  = ( \Control|ALUop[0]~0_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|Selector2~0_combout ) ) ) # ( !\Control|ALUop[0]~0_combout  & ( (\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & 
// (!\Control|WideOr4~combout  & (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|Selector2~0_combout ))) ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\Control|WideOr4~combout ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|ALUop[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out~15 .extended_lut = "off";
defparam \ALU|tmp_out~15 .lut_mask = 64'h40004000F000F000;
defparam \ALU|tmp_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \Z~2 (
// Equation(s):
// \Z~2_combout  = ( \ALU|tmp_out~13_combout  & ( \ALU|tmp_out~15_combout  & ( (!\Control|WideOr0~0_combout  & !\ALU|tmp_out[0]~0_combout ) ) ) ) # ( !\ALU|tmp_out~13_combout  & ( \ALU|tmp_out~15_combout  & ( (!\Control|WideOr0~0_combout  & 
// !\ALU|tmp_out[0]~0_combout ) ) ) ) # ( \ALU|tmp_out~13_combout  & ( !\ALU|tmp_out~15_combout  & ( (!\Control|WideOr0~0_combout  & !\ALU|tmp_out[0]~0_combout ) ) ) ) # ( !\ALU|tmp_out~13_combout  & ( !\ALU|tmp_out~15_combout  & ( 
// (!\Control|WideOr0~0_combout  & ((!\ALU|tmp_out[0]~0_combout ) # ((!\ALU|tmp_out~16_combout  & !\ALU|tmp_out~14_combout )))) ) ) )

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|tmp_out~16_combout ),
	.datac(!\ALU|tmp_out[0]~0_combout ),
	.datad(!\ALU|tmp_out~14_combout ),
	.datae(!\ALU|tmp_out~13_combout ),
	.dataf(!\ALU|tmp_out~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~2 .extended_lut = "off";
defparam \Z~2 .lut_mask = 64'hA8A0A0A0A0A0A0A0;
defparam \Z~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \Z~3 (
// Equation(s):
// \Z~3_combout  = ( \ALU|Add0~9_sumout  & ( \ALU|Add0~5_sumout  & ( (\Z~2_combout  & \ALU|tmp_out[0]~0_combout ) ) ) ) # ( !\ALU|Add0~9_sumout  & ( \ALU|Add0~5_sumout  & ( (\Z~2_combout  & \ALU|tmp_out[0]~0_combout ) ) ) ) # ( \ALU|Add0~9_sumout  & ( 
// !\ALU|Add0~5_sumout  & ( (\Z~2_combout  & \ALU|tmp_out[0]~0_combout ) ) ) ) # ( !\ALU|Add0~9_sumout  & ( !\ALU|Add0~5_sumout  & ( (\Z~2_combout  & (((!\ALU|Add0~13_sumout  & !\ALU|Add0~17_sumout )) # (\ALU|tmp_out[0]~0_combout ))) ) ) )

	.dataa(!\Z~2_combout ),
	.datab(!\ALU|Add0~13_sumout ),
	.datac(!\ALU|tmp_out[0]~0_combout ),
	.datad(!\ALU|Add0~17_sumout ),
	.datae(!\ALU|Add0~9_sumout ),
	.dataf(!\ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~3 .extended_lut = "off";
defparam \Z~3 .lut_mask = 64'h4505050505050505;
defparam \Z~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N15
cyclonev_lcell_comb \Z~0 (
// Equation(s):
// \Z~0_combout  = ( \Control|WideOr0~0_combout  & ( \Z~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Z~q ),
	.datae(gnd),
	.dataf(!\Control|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~0 .extended_lut = "off";
defparam \Z~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Z~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \Z~5 (
// Equation(s):
// \Z~5_combout  = ( \ALU|Add0~1_sumout  & ( \Z~0_combout  ) ) # ( !\ALU|Add0~1_sumout  & ( \Z~0_combout  ) ) # ( \ALU|Add0~1_sumout  & ( !\Z~0_combout  & ( (!\Z~1_combout  & (!\Z~4_combout  & (\Z~3_combout  & \ALU|tmp_out[0]~0_combout ))) ) ) ) # ( 
// !\ALU|Add0~1_sumout  & ( !\Z~0_combout  & ( (!\Z~1_combout  & (!\Z~4_combout  & \Z~3_combout )) ) ) )

	.dataa(!\Z~1_combout ),
	.datab(!\Z~4_combout ),
	.datac(!\Z~3_combout ),
	.datad(!\ALU|tmp_out[0]~0_combout ),
	.datae(!\ALU|Add0~1_sumout ),
	.dataf(!\Z~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z~5 .extended_lut = "off";
defparam \Z~5 .lut_mask = 64'h08080008FFFFFFFF;
defparam \Z~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas Z(
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Z~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam Z.is_wysiwyg = "true";
defparam Z.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \N~feeder (
// Equation(s):
// \N~feeder_combout  = ( \ALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\N~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \N~feeder .extended_lut = "off";
defparam \N~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \N~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N31
dffeas N(
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\N~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(!\Control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\N~q ),
	.prn(vcc));
// synopsys translate_off
defparam N.is_wysiwyg = "true";
defparam N.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = ( \Control|state.c3_bnz~q  & ( \N~q  & ( (!\Z~q ) # ((\Control|state.c1~q ) # (\Control|state.c3_bz~q )) ) ) ) # ( !\Control|state.c3_bnz~q  & ( \N~q  & ( ((\Z~q  & \Control|state.c3_bz~q )) # (\Control|state.c1~q ) ) ) ) # 
// ( \Control|state.c3_bnz~q  & ( !\N~q  & ( (!\Z~q ) # (((\Control|state.c1~q ) # (\Control|state.c3_bz~q )) # (\Control|state.c3_bpz~q )) ) ) ) # ( !\Control|state.c3_bnz~q  & ( !\N~q  & ( (((\Z~q  & \Control|state.c3_bz~q )) # (\Control|state.c1~q )) # 
// (\Control|state.c3_bpz~q ) ) ) )

	.dataa(!\Z~q ),
	.datab(!\Control|state.c3_bpz~q ),
	.datac(!\Control|state.c3_bz~q ),
	.datad(!\Control|state.c1~q ),
	.datae(!\Control|state.c3_bnz~q ),
	.dataf(!\N~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector1~0 .extended_lut = "off";
defparam \Control|Selector1~0 .lut_mask = 64'h37FFBFFF05FFAFFF;
defparam \Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N34
dffeas \PC|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[6]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[6]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[6]~feeder_combout  = \ALU|Add0~25_sumout 

	.dataa(!\ALU|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[6]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|lpm_ff_component|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N35
dffeas \PC|lpm_ff_component|dffs[6]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[6]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs[6]~DUPLICATE_q  & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000000033333333;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N27
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (\Control|state.c1~q  & \PC|lpm_ff_component|dffs [7])

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0033003300330033;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Control|state.c3_store~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[1]~inputCLKENA0_outclk ),
	.clk1(\KEY[1]~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\Control|state.c1~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\KEY[0]~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ,
\AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ,
\AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\PC|lpm_ff_component|dffs [7],\PC|lpm_ff_component|dffs[6]~DUPLICATE_q ,\PC|lpm_ff_component|dffs [5],\PC|lpm_ff_component|dffs [4],\PC|lpm_ff_component|dffs [3],\PC|lpm_ff_component|dffs [2],\PC|lpm_ff_component|dffs [1],\PC|lpm_ff_component|dffs [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated|ALTSYNCRAM";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  = (!\Control|state.c4_ori~DUPLICATE_q  & ((!\Control|state.c1~q  & (\IR_reg|lpm_ff_component|dffs [7])) # (\Control|state.c1~q  & ((\IR_reg|lpm_ff_component|dffs [6]))))) # 
// (\Control|state.c4_ori~DUPLICATE_q  & (((\IR_reg|lpm_ff_component|dffs [6]))))

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\Control|state.c1~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [7]),
	.datad(!\IR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h087F087F087F087F;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1 (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout  = ( \PC|lpm_ff_component|dffs [2] & ( (!\Control|state.c4_ori~q  & (!\Control|state.c3_asn~DUPLICATE_q  & !\Control|state.c3_shift~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_ori~q ),
	.datac(!\Control|state.c3_asn~DUPLICATE_q ),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1 .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1 .lut_mask = 64'h00000000C000C000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout  = ( !\Control|WideOr4~combout  & ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0 (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout  = ( \PC|lpm_ff_component|dffs [1] & ( (!\Control|state.c3_asn~DUPLICATE_q  & (!\Control|state.c4_ori~q  & !\Control|state.c3_shift~DUPLICATE_q )) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\Control|state.c4_ori~q ),
	.datac(gnd),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0 .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0 .lut_mask = 64'h0000000088008800;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] = ( !\Control|state.c3_asn~DUPLICATE_q  & ( (!\Control|state.c4_ori~DUPLICATE_q  & (!\Control|state.c3_shift~DUPLICATE_q  & \PC|lpm_ff_component|dffs [0])) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [0]),
	.datae(gnd),
	.dataf(!\Control|state.c3_asn~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .lut_mask = 64'h0088008800000000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout  ) )

	.dataa(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_cout  = CARRY(( VCC ) + ( !\ALU|Equal0~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~34 .extended_lut = "off";
defparam \ALU|Add0~34 .lut_mask = 64'h000000FF0000FFFF;
defparam \ALU|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_sumout  = SUM(( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] ) + ( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout ))) # 
// (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [3])))) ) + ( \ALU|Add0~34_cout  ))
// \ALU|Add0~6  = CARRY(( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] ) + ( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout ))) # 
// (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [3])))) ) + ( \ALU|Add0~34_cout  ))

	.dataa(!\IR_reg|lpm_ff_component|dffs [3]),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\ALU|Equal0~1_combout ),
	.datad(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0]),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~5_sumout ),
	.cout(\ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~5 .extended_lut = "off";
defparam \ALU|Add0~5 .lut_mask = 64'h00001ED2000000FF;
defparam \ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_sumout  = SUM(( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs 
// [4])))) ) + ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout  ) + ( \ALU|Add0~6  ))
// \ALU|Add0~10  = CARRY(( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [4])))) ) 
// + ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout  ) + ( \ALU|Add0~6  ))

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\IR_reg|lpm_ff_component|dffs [4]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1]~0_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~9_sumout ),
	.cout(\ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~9 .extended_lut = "off";
defparam \ALU|Add0~9 .lut_mask = 64'h0000FF000000C963;
defparam \ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_sumout  = SUM(( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout  ) + ( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ))) # 
// (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [5])))) ) + ( \ALU|Add0~10  ))
// \ALU|Add0~14  = CARRY(( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout  ) + ( !\ALU|Equal0~1_combout  $ (((!\Control|state.c3_shift~DUPLICATE_q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ))) # 
// (\Control|state.c3_shift~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [5])))) ) + ( \ALU|Add0~10  ))

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\IR_reg|lpm_ff_component|dffs [5]),
	.datad(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~13_sumout ),
	.cout(\ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~13 .extended_lut = "off";
defparam \ALU|Add0~13 .lut_mask = 64'h0000369C000000FF;
defparam \ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_sumout  = SUM(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [3]) ) + ( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout ) ) + ( \ALU|Add0~14  ))
// \ALU|Add0~18  = CARRY(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [3]) ) + ( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout ) ) + ( \ALU|Add0~14  ))

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\PC|lpm_ff_component|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~17_sumout ),
	.cout(\ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~17 .extended_lut = "off";
defparam \ALU|Add0~17 .lut_mask = 64'h00003C3C00000055;
defparam \ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_sumout  = SUM(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [4]) ) + ( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) ) + ( \ALU|Add0~18  ))
// \ALU|Add0~30  = CARRY(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [4]) ) + ( !\ALU|Equal0~1_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) ) + ( \ALU|Add0~18  ))

	.dataa(!\Control|WideOr0~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\PC|lpm_ff_component|dffs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~29_sumout ),
	.cout(\ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~29 .extended_lut = "off";
defparam \ALU|Add0~29 .lut_mask = 64'h000033CC00000505;
defparam \ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[5]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[5]~feeder_combout  = \ALU|Add0~21_sumout 

	.dataa(gnd),
	.datab(!\ALU|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[5]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC|lpm_ff_component|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N7
dffeas \PC|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[5]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N21
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [5] & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout  = ( \Control|state.c3_bnz~q  & ( \Control|state.c3_bpz~q  & ( (\IR_reg|lpm_ff_component|dffs [7] & !\Control|state.c3_shift~DUPLICATE_q ) ) ) ) # ( !\Control|state.c3_bnz~q  & ( 
// \Control|state.c3_bpz~q  & ( (\IR_reg|lpm_ff_component|dffs [7] & !\Control|state.c3_shift~DUPLICATE_q ) ) ) ) # ( \Control|state.c3_bnz~q  & ( !\Control|state.c3_bpz~q  & ( (\IR_reg|lpm_ff_component|dffs [7] & !\Control|state.c3_shift~DUPLICATE_q ) ) ) ) 
// # ( !\Control|state.c3_bnz~q  & ( !\Control|state.c3_bpz~q  & ( (\IR_reg|lpm_ff_component|dffs [7] & (!\Control|state.c3_shift~DUPLICATE_q  & ((\Control|state.c3_bz~q ) # (\Control|state.c4_ori~DUPLICATE_q )))) ) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [7]),
	.datac(!\Control|state.c3_bz~q ),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(!\Control|state.c3_bnz~q ),
	.dataf(!\Control|state.c3_bpz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h1300330033003300;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[4]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[4]~feeder_combout  = ( \ALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[4]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|lpm_ff_component|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \ALU|tmp_out[4]~18 (
// Equation(s):
// \ALU|tmp_out[4]~18_combout  = ( \ALU|tmp_out[4]~9_combout  & ( (!\ALU|tmp_out[4]~12_combout ) # (\ALU|tmp_out[3]~5_combout ) ) ) # ( !\ALU|tmp_out[4]~9_combout  & ( !\ALU|tmp_out[4]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|tmp_out[4]~12_combout ),
	.datad(!\ALU|tmp_out[3]~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|tmp_out[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~18 .extended_lut = "off";
defparam \ALU|tmp_out[4]~18 .lut_mask = 64'hF0F0F0F0F0FFF0FF;
defparam \ALU|tmp_out[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N43
dffeas \PC|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[4]~feeder_combout ),
	.asdata(\ALU|tmp_out[4]~18_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (\Control|state.c1~q  & \PC|lpm_ff_component|dffs [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(!\PC|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000F000F000F000F;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N57
cyclonev_lcell_comb \Control|state~35 (
// Equation(s):
// \Control|state~35_combout  = ( \IR_reg|lpm_ff_component|dffs [0] & ( (\IR_reg|lpm_ff_component|dffs [1] & (\IR_reg|lpm_ff_component|dffs [2] & \Control|state.c2~q )) ) )

	.dataa(gnd),
	.datab(!\IR_reg|lpm_ff_component|dffs [1]),
	.datac(!\IR_reg|lpm_ff_component|dffs [2]),
	.datad(!\Control|state.c2~q ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~35 .extended_lut = "off";
defparam \Control|state~35 .lut_mask = 64'h0000000000030003;
defparam \Control|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N58
dffeas \Control|state.c3_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_ori .is_wysiwyg = "true";
defparam \Control|state.c3_ori .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \Control|state.c4_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_ori~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_ori .is_wysiwyg = "true";
defparam \Control|state.c4_ori .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \Control|WideOr0~0 (
// Equation(s):
// \Control|WideOr0~0_combout  = ( !\Control|state.c4_ori~q  & ( (!\Control|state.c3_asn~DUPLICATE_q  & !\Control|state.c3_shift~DUPLICATE_q ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0~0 .extended_lut = "off";
defparam \Control|WideOr0~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[3]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[3]~feeder_combout  = ( \ALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[3]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|lpm_ff_component|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \ALU|tmp_out[3]~17 (
// Equation(s):
// \ALU|tmp_out[3]~17_combout  = ( \ALU|tmp_out[3]~4_combout  & ( (\ALU|tmp_out[3]~5_combout ) # (\ALU|tmp_out[3]~19_combout ) ) ) # ( !\ALU|tmp_out[3]~4_combout  & ( \ALU|tmp_out[3]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|tmp_out[3]~19_combout ),
	.datad(!\ALU|tmp_out[3]~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|tmp_out[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~17 .extended_lut = "off";
defparam \ALU|tmp_out[3]~17 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \ALU|tmp_out[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \PC|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[3]~feeder_combout ),
	.asdata(\ALU|tmp_out[3]~17_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [3] & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[2]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[2]~feeder_combout  = ( \ALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[2]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|lpm_ff_component|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N5
dffeas \PC|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[2]~feeder_combout ),
	.asdata(\ALU|tmp_out~16_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N45
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [2] & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000000033333333;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[1]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[1]~feeder_combout  = \ALU|Add0~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[1]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC|lpm_ff_component|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N1
dffeas \PC|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[1]~feeder_combout ),
	.asdata(\ALU|tmp_out~15_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [1] & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000000033333333;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N9
cyclonev_lcell_comb \Control|always0~0 (
// Equation(s):
// \Control|always0~0_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( (\IR_reg|lpm_ff_component|dffs [2] & (!\IR_reg|lpm_ff_component|dffs [3] & !\IR_reg|lpm_ff_component|dffs [0])) ) ) # ( !\IR_reg|lpm_ff_component|dffs [1] & ( 
// (!\IR_reg|lpm_ff_component|dffs [0] & (!\IR_reg|lpm_ff_component|dffs [2] $ (!\IR_reg|lpm_ff_component|dffs [3]))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [2]),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|always0~0 .extended_lut = "off";
defparam \Control|always0~0 .lut_mask = 64'h6060606040404040;
defparam \Control|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \Control|state~29 (
// Equation(s):
// \Control|state~29_combout  = ( \Control|always0~0_combout  & ( \Control|state.c2~q  ) )

	.dataa(!\Control|state.c2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~29 .extended_lut = "off";
defparam \Control|state~29 .lut_mask = 64'h0000000055555555;
defparam \Control|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N49
dffeas \Control|state.c3_asn~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_asn~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_asn~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c3_asn~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \Control|ALUop[0]~0 (
// Equation(s):
// \Control|ALUop[0]~0_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( \Control|state.c3_asn~DUPLICATE_q  ) ) # ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c3_asn~DUPLICATE_q  & (((!\IR_reg|lpm_ff_component|dffs [2]) # 
// (\IR_reg|lpm_ff_component|dffs [3])) # (\IR_reg|lpm_ff_component|dffs [0]))) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|ALUop[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|ALUop[0]~0 .extended_lut = "off";
defparam \Control|ALUop[0]~0 .lut_mask = 64'h5515551555555555;
defparam \Control|ALUop[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N3
cyclonev_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = ( \Control|Selector2~0_combout  & ( (!\Control|ALUop[0]~0_combout  & !\Control|state.c3_shift~DUPLICATE_q ) ) )

	.dataa(!\Control|ALUop[0]~0_combout ),
	.datab(gnd),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~1 .extended_lut = "off";
defparam \ALU|Equal0~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \PC|lpm_ff_component|dffs[0]~feeder (
// Equation(s):
// \PC|lpm_ff_component|dffs[0]~feeder_combout  = ( \ALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|lpm_ff_component|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[0]~feeder .extended_lut = "off";
defparam \PC|lpm_ff_component|dffs[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|lpm_ff_component|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N31
dffeas \PC|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\PC|lpm_ff_component|dffs[0]~feeder_combout ),
	.asdata(\ALU|tmp_out~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \PC|lpm_ff_component|dffs [0] ) )

	.dataa(gnd),
	.datab(!\PC|lpm_ff_component|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0000000033333333;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \Control|state~27 (
// Equation(s):
// \Control|state~27_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state~26_combout  & (!\IR_reg|lpm_ff_component|dffs [3] & (!\IR_reg|lpm_ff_component|dffs [2] & !\IR_reg|lpm_ff_component|dffs [0]))) ) )

	.dataa(!\Control|state~26_combout ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [2]),
	.datad(!\IR_reg|lpm_ff_component|dffs [0]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~27 .extended_lut = "off";
defparam \Control|state~27 .lut_mask = 64'h4000400000000000;
defparam \Control|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N56
dffeas \Control|state.c3_load (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_load .is_wysiwyg = "true";
defparam \Control|state.c3_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N39
cyclonev_lcell_comb \Control|WideOr0~1 (
// Equation(s):
// \Control|WideOr0~1_combout  = ( !\Control|state.c3_load~q  & ( !\Control|state.c1~q  ) )

	.dataa(!\Control|state.c1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|state.c3_load~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0~1 .extended_lut = "off";
defparam \Control|WideOr0~1 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \Control|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = ( \IR_reg|lpm_ff_component|dffs [0] & ( (!\Control|always0~0_combout  & (!\IR_reg|lpm_ff_component|dffs [2] & \Control|state.c2~q )) ) )

	.dataa(!\Control|always0~0_combout ),
	.datab(gnd),
	.datac(!\IR_reg|lpm_ff_component|dffs [2]),
	.datad(!\Control|state.c2~q ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~0 .extended_lut = "off";
defparam \Control|Selector0~0 .lut_mask = 64'h0000000000A000A0;
defparam \Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \Control|state.c3_stop~0 (
// Equation(s):
// \Control|state.c3_stop~0_combout  = ( \Control|Selector0~0_combout  & ( ((!\IR_reg|lpm_ff_component|dffs [1] & !\IR_reg|lpm_ff_component|dffs [3])) # (\Control|state.c3_stop~q ) ) ) # ( !\Control|Selector0~0_combout  & ( \Control|state.c3_stop~q  ) )

	.dataa(gnd),
	.datab(!\IR_reg|lpm_ff_component|dffs [1]),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\Control|state.c3_stop~q ),
	.datae(gnd),
	.dataf(!\Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state.c3_stop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state.c3_stop~0 .extended_lut = "off";
defparam \Control|state.c3_stop~0 .lut_mask = 64'h00FF00FFC0FFC0FF;
defparam \Control|state.c3_stop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N52
dffeas \Control|state.c3_stop (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state.c3_stop~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_stop .is_wysiwyg = "true";
defparam \Control|state.c3_stop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \Control|WideOr0 (
// Equation(s):
// \Control|WideOr0~combout  = ( !\Control|state.c3_ori~q  & ( \Control|WideOr0~0_combout  & ( (\Control|WideOr0~1_combout  & (!\Control|state.c3_stop~q  & !\Control|state.c2~q )) ) ) )

	.dataa(!\Control|WideOr0~1_combout ),
	.datab(!\Control|state.c3_stop~q ),
	.datac(!\Control|state.c2~q ),
	.datad(gnd),
	.datae(!\Control|state.c3_ori~q ),
	.dataf(!\Control|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0 .extended_lut = "off";
defparam \Control|WideOr0 .lut_mask = 64'h0000000040400000;
defparam \Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N14
dffeas \Control|state.c1 (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|WideOr0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c1 .is_wysiwyg = "true";
defparam \Control|state.c1 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N23
dffeas \Control|state.c2 (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c2 .is_wysiwyg = "true";
defparam \Control|state.c2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \Control|state~26 (
// Equation(s):
// \Control|state~26_combout  = (\Control|state.c2~q  & (!\Control|always0~0_combout  & ((!\IR_reg|lpm_ff_component|dffs [1]) # (!\IR_reg|lpm_ff_component|dffs [0]))))

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [1]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\Control|always0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~26 .extended_lut = "off";
defparam \Control|state~26 .lut_mask = 64'h5400540054005400;
defparam \Control|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N57
cyclonev_lcell_comb \Control|state~31 (
// Equation(s):
// \Control|state~31_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state~26_combout  & (!\IR_reg|lpm_ff_component|dffs [3] & (!\IR_reg|lpm_ff_component|dffs [0] & !\IR_reg|lpm_ff_component|dffs [2]))) ) )

	.dataa(!\Control|state~26_combout ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~31 .extended_lut = "off";
defparam \Control|state~31 .lut_mask = 64'h0000000040004000;
defparam \Control|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N59
dffeas \Control|state.c3_store (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_store .is_wysiwyg = "true";
defparam \Control|state.c3_store .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \Control|state~30 (
// Equation(s):
// \Control|state~30_combout  = ( \Control|Selector0~0_combout  & ( \IR_reg|lpm_ff_component|dffs [1] ) )

	.dataa(gnd),
	.datab(!\IR_reg|lpm_ff_component|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~30 .extended_lut = "off";
defparam \Control|state~30 .lut_mask = 64'h0000000033333333;
defparam \Control|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N49
dffeas \Control|state.c3_shift~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_shift~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_shift~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c3_shift~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \Control|state~36 (
// Equation(s):
// \Control|state~36_combout  = ( \IR_reg|lpm_ff_component|dffs [3] & ( (!\Control|state.c2~q ) # ((!\IR_reg|lpm_ff_component|dffs [2]) # (\IR_reg|lpm_ff_component|dffs [0])) ) ) # ( !\IR_reg|lpm_ff_component|dffs [3] )

	.dataa(!\Control|state.c2~q ),
	.datab(gnd),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~36 .extended_lut = "off";
defparam \Control|state~36 .lut_mask = 64'hFFFFFFFFFFAFFFAF;
defparam \Control|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N53
dffeas \Control|state.reset_s (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.reset_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.reset_s .is_wysiwyg = "true";
defparam \Control|state.reset_s .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N39
cyclonev_lcell_comb \cycle_count[8]~0 (
// Equation(s):
// \cycle_count[8]~0_combout  = ( !\Control|state.c3_stop~q  & ( !\Control|state.c3_asn~DUPLICATE_q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (\Control|state.reset_s~q  & !\Control|state.c4_ori~DUPLICATE_q )) ) ) )

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(!\Control|state.reset_s~q ),
	.datac(!\Control|state.c4_ori~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Control|state.c3_stop~q ),
	.dataf(!\Control|state.c3_asn~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycle_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycle_count[8]~0 .extended_lut = "off";
defparam \cycle_count[8]~0 .lut_mask = 64'h2020000000000000;
defparam \cycle_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N32
dffeas \cycle_count[11] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[11] .is_wysiwyg = "true";
defparam \cycle_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \cycle_count[0]~1 (
// Equation(s):
// \cycle_count[0]~1_combout  = !cycle_count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cycle_count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycle_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycle_count[0]~1 .extended_lut = "off";
defparam \cycle_count[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \cycle_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N50
dffeas \cycle_count[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\cycle_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[0] .is_wysiwyg = "true";
defparam \cycle_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( cycle_count[0] ) + ( cycle_count[1] ) + ( !VCC ))
// \Add0~34  = CARRY(( cycle_count[0] ) + ( cycle_count[1] ) + ( !VCC ))

	.dataa(!cycle_count[1]),
	.datab(gnd),
	.datac(!cycle_count[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N2
dffeas \cycle_count[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[1] .is_wysiwyg = "true";
defparam \cycle_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N3
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( cycle_count[2] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( cycle_count[2] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cycle_count[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N5
dffeas \cycle_count[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[2] .is_wysiwyg = "true";
defparam \cycle_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( cycle_count[3] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( cycle_count[3] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!cycle_count[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N8
dffeas \cycle_count[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[3] .is_wysiwyg = "true";
defparam \cycle_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \cycle_count[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \cycle_count[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cycle_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N11
dffeas \cycle_count[4]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \cycle_count[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \cycle_count[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\cycle_count[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N14
dffeas \cycle_count[5]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \cycle_count[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \cycle_count[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cycle_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N17
dffeas \cycle_count[6]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( cycle_count[7] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( cycle_count[7] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!cycle_count[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \cycle_count[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[7] .is_wysiwyg = "true";
defparam \cycle_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( cycle_count[8] ) + ( GND ) + ( \Add0~58  ))
// \Add0~2  = CARRY(( cycle_count[8] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!cycle_count[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N22
dffeas \cycle_count[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[8] .is_wysiwyg = "true";
defparam \cycle_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( cycle_count[9] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( cycle_count[9] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!cycle_count[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N25
dffeas \cycle_count[9] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[9] .is_wysiwyg = "true";
defparam \cycle_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( cycle_count[10] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( cycle_count[10] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!cycle_count[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N28
dffeas \cycle_count[10] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[10] .is_wysiwyg = "true";
defparam \cycle_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( cycle_count[11] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( cycle_count[11] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!cycle_count[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N31
dffeas \cycle_count[11]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[0]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[0]~feeder_combout  = ( \ALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[0]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N23
dffeas \Control|state.c4_load (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_load~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_load .is_wysiwyg = "true";
defparam \Control|state.c4_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \Control|WideOr6 (
// Equation(s):
// \Control|WideOr6~combout  = ( \Control|state.c4_ori~DUPLICATE_q  ) # ( !\Control|state.c4_ori~DUPLICATE_q  & ( ((\Control|state.c4_load~q ) # (\Control|state.c3_shift~DUPLICATE_q )) # (\Control|state.c3_asn~DUPLICATE_q ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c4_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr6 .extended_lut = "off";
defparam \Control|WideOr6 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \Control|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \ALUOut_reg|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[0]~feeder_combout ),
	.asdata(\ALU|tmp_out~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N4
dffeas \MDR_reg|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N22
dffeas \Control|state.c4_load~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_load~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_load~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_load~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c4_load~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N36
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \MDR_reg|lpm_ff_component|dffs [0] & ( \Control|state.c4_load~DUPLICATE_q  ) ) # ( \MDR_reg|lpm_ff_component|dffs [0] & ( !\Control|state.c4_load~DUPLICATE_q  & ( 
// \ALUOut_reg|lpm_ff_component|dffs [0] ) ) ) # ( !\MDR_reg|lpm_ff_component|dffs [0] & ( !\Control|state.c4_load~DUPLICATE_q  & ( \ALUOut_reg|lpm_ff_component|dffs [0] ) ) )

	.dataa(gnd),
	.datab(!\ALUOut_reg|lpm_ff_component|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MDR_reg|lpm_ff_component|dffs [0]),
	.dataf(!\Control|state.c4_load~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h333333330000FFFF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \Control|state.c3_shift (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_shift .is_wysiwyg = "true";
defparam \Control|state.c3_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \Control|state~28 (
// Equation(s):
// \Control|state~28_combout  = ( \Control|state.c3_shift~q  & ( \Control|state.c3_asn~DUPLICATE_q  ) ) # ( !\Control|state.c3_shift~q  & ( \Control|state.c3_asn~DUPLICATE_q  ) ) # ( \Control|state.c3_shift~q  & ( !\Control|state.c3_asn~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|state.c3_shift~q ),
	.dataf(!\Control|state.c3_asn~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~28 .extended_lut = "off";
defparam \Control|state~28 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \Control|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N4
dffeas \Control|state.c4_asnsh (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_asnsh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_asnsh .is_wysiwyg = "true";
defparam \Control|state.c4_asnsh .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N47
dffeas \Control|state.c5_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c4_ori~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c5_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c5_ori .is_wysiwyg = "true";
defparam \Control|state.c5_ori .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \RF_block|Decoder0~0 (
// Equation(s):
// \RF_block|Decoder0~0_combout  = ( \Control|state.c4_load~DUPLICATE_q  & ( (!\IR_reg|lpm_ff_component|dffs [7] & \IR_reg|lpm_ff_component|dffs [6]) ) ) # ( !\Control|state.c4_load~DUPLICATE_q  & ( (!\IR_reg|lpm_ff_component|dffs [7] & 
// (\IR_reg|lpm_ff_component|dffs [6] & ((\Control|state.c5_ori~q ) # (\Control|state.c4_asnsh~q )))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [7]),
	.datab(!\Control|state.c4_asnsh~q ),
	.datac(!\Control|state.c5_ori~q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(!\Control|state.c4_load~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF_block|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF_block|Decoder0~0 .extended_lut = "off";
defparam \RF_block|Decoder0~0 .lut_mask = 64'h002A002A00AA00AA;
defparam \RF_block|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N35
dffeas \RF_block|r1[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[0] .is_wysiwyg = "true";
defparam \RF_block|r1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[1]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[1]~feeder_combout  = ( \ALU|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[1]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N41
dffeas \ALUOut_reg|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[1]~feeder_combout ),
	.asdata(\ALU|tmp_out~15_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N1
dffeas \MDR_reg|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [1] & ( \MDR_reg|lpm_ff_component|dffs [1] ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [1] & ( \MDR_reg|lpm_ff_component|dffs [1] & ( 
// \Control|state.c4_load~DUPLICATE_q  ) ) ) # ( \ALUOut_reg|lpm_ff_component|dffs [1] & ( !\MDR_reg|lpm_ff_component|dffs [1] & ( !\Control|state.c4_load~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_load~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUOut_reg|lpm_ff_component|dffs [1]),
	.dataf(!\MDR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N41
dffeas \RF_block|r1[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[1] .is_wysiwyg = "true";
defparam \RF_block|r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N37
dffeas \MDR_reg|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[3]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[3]~feeder_combout  = ( \ALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[3]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N37
dffeas \ALUOut_reg|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[3]~feeder_combout ),
	.asdata(\ALU|tmp_out[3]~17_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N51
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [3] & ( (!\Control|state.c4_load~DUPLICATE_q ) # (\MDR_reg|lpm_ff_component|dffs [3]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [3] & ( 
// (\Control|state.c4_load~DUPLICATE_q  & \MDR_reg|lpm_ff_component|dffs [3]) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_load~DUPLICATE_q ),
	.datac(!\MDR_reg|lpm_ff_component|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N5
dffeas \RF_block|r1[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[3] .is_wysiwyg = "true";
defparam \RF_block|r1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[2]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[2]~feeder_combout  = ( \ALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[2]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \ALUOut_reg|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[2]~feeder_combout ),
	.asdata(\ALU|tmp_out~16_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N4
dffeas \MDR_reg|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \MDR_reg|lpm_ff_component|dffs [2] & ( (\ALUOut_reg|lpm_ff_component|dffs [2]) # (\Control|state.c4_load~DUPLICATE_q ) ) ) # ( !\MDR_reg|lpm_ff_component|dffs [2] & ( 
// (!\Control|state.c4_load~DUPLICATE_q  & \ALUOut_reg|lpm_ff_component|dffs [2]) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_load~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ALUOut_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\MDR_reg|lpm_ff_component|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N47
dffeas \RF_block|r1[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[2] .is_wysiwyg = "true";
defparam \RF_block|r1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \HEX_display|hex7|WideOr13~0 (
// Equation(s):
// \HEX_display|hex7|WideOr13~0_combout  = ( \RF_block|r1 [2] & ( (!\RF_block|r1 [1] & (!\RF_block|r1 [0] $ (\RF_block|r1 [3]))) ) ) # ( !\RF_block|r1 [2] & ( (\RF_block|r1 [0] & (!\RF_block|r1 [1] $ (\RF_block|r1 [3]))) ) )

	.dataa(!\RF_block|r1 [0]),
	.datab(!\RF_block|r1 [1]),
	.datac(gnd),
	.datad(!\RF_block|r1 [3]),
	.datae(!\RF_block|r1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr13~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr13~0 .lut_mask = 64'h4411884444118844;
defparam \HEX_display|hex7|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \HEX_display|hex7|out_lo[0]~6 (
// Equation(s):
// \HEX_display|hex7|out_lo[0]~6_combout  = ( cycle_count[10] & ( cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr13~0_combout )))) # (\SW[2]~input_o  & (\cycle_count[11]~DUPLICATE_q  & (!cycle_count[9]))) ) ) ) # ( !cycle_count[10] & ( 
// cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr13~0_combout )))) # (\SW[2]~input_o  & (!\cycle_count[11]~DUPLICATE_q  $ ((cycle_count[9])))) ) ) ) # ( cycle_count[10] & ( !cycle_count[8] & ( (!\SW[2]~input_o  & 
// (((\HEX_display|hex7|WideOr13~0_combout )))) # (\SW[2]~input_o  & (!\cycle_count[11]~DUPLICATE_q  & (!cycle_count[9]))) ) ) ) # ( !cycle_count[10] & ( !cycle_count[8] & ( (\HEX_display|hex7|WideOr13~0_combout  & !\SW[2]~input_o ) ) ) )

	.dataa(!\cycle_count[11]~DUPLICATE_q ),
	.datab(!cycle_count[9]),
	.datac(!\HEX_display|hex7|WideOr13~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!cycle_count[10]),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[0]~6 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[0]~6 .lut_mask = 64'h0F000F880F990F44;
defparam \HEX_display|hex7|out_lo[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N57
cyclonev_lcell_comb \HEX_display|hex7|WideOr12~0 (
// Equation(s):
// \HEX_display|hex7|WideOr12~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (!\RF_block|r1 [1] & \RF_block|r1 [2])) # (\RF_block|r1 [3] & (\RF_block|r1 [1])) ) ) # ( !\RF_block|r1 [0] & ( (\RF_block|r1 [2] & ((\RF_block|r1 [1]) # (\RF_block|r1 
// [3]))) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(gnd),
	.datac(!\RF_block|r1 [1]),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr12~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr12~0 .lut_mask = 64'h005F005F05A505A5;
defparam \HEX_display|hex7|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \HEX_display|hex7|out_lo[1]~5 (
// Equation(s):
// \HEX_display|hex7|out_lo[1]~5_combout  = ( \SW[2]~input_o  & ( cycle_count[8] & ( (!\cycle_count[11]~DUPLICATE_q  & (cycle_count[10] & !cycle_count[9])) # (\cycle_count[11]~DUPLICATE_q  & ((cycle_count[9]))) ) ) ) # ( !\SW[2]~input_o  & ( cycle_count[8] & 
// ( \HEX_display|hex7|WideOr12~0_combout  ) ) ) # ( \SW[2]~input_o  & ( !cycle_count[8] & ( (cycle_count[10] & ((cycle_count[9]) # (\cycle_count[11]~DUPLICATE_q ))) ) ) ) # ( !\SW[2]~input_o  & ( !cycle_count[8] & ( \HEX_display|hex7|WideOr12~0_combout  ) ) 
// )

	.dataa(!cycle_count[10]),
	.datab(!\HEX_display|hex7|WideOr12~0_combout ),
	.datac(!\cycle_count[11]~DUPLICATE_q ),
	.datad(!cycle_count[9]),
	.datae(!\SW[2]~input_o ),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[1]~5 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[1]~5 .lut_mask = 64'h333305553333500F;
defparam \HEX_display|hex7|out_lo[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \HEX_display|hex7|WideOr11~0 (
// Equation(s):
// \HEX_display|hex7|WideOr11~0_combout  = ( \RF_block|r1 [2] & ( (\RF_block|r1 [3] & ((!\RF_block|r1 [0]) # (\RF_block|r1 [1]))) ) ) # ( !\RF_block|r1 [2] & ( (!\RF_block|r1 [0] & (\RF_block|r1 [1] & !\RF_block|r1 [3])) ) )

	.dataa(!\RF_block|r1 [0]),
	.datab(!\RF_block|r1 [1]),
	.datac(gnd),
	.datad(!\RF_block|r1 [3]),
	.datae(!\RF_block|r1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr11~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr11~0 .lut_mask = 64'h220000BB220000BB;
defparam \HEX_display|hex7|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \HEX_display|hex7|out_lo[2]~4 (
// Equation(s):
// \HEX_display|hex7|out_lo[2]~4_combout  = ( cycle_count[10] & ( cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr11~0_combout )))) # (\SW[2]~input_o  & (\cycle_count[11]~DUPLICATE_q  & (cycle_count[9]))) ) ) ) # ( !cycle_count[10] & ( 
// cycle_count[8] & ( (\HEX_display|hex7|WideOr11~0_combout  & !\SW[2]~input_o ) ) ) ) # ( cycle_count[10] & ( !cycle_count[8] & ( (!\SW[2]~input_o  & ((\HEX_display|hex7|WideOr11~0_combout ))) # (\SW[2]~input_o  & (\cycle_count[11]~DUPLICATE_q )) ) ) ) # ( 
// !cycle_count[10] & ( !cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr11~0_combout )))) # (\SW[2]~input_o  & (!\cycle_count[11]~DUPLICATE_q  & (cycle_count[9]))) ) ) )

	.dataa(!\cycle_count[11]~DUPLICATE_q ),
	.datab(!cycle_count[9]),
	.datac(!\HEX_display|hex7|WideOr11~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!cycle_count[10]),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[2]~4 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[2]~4 .lut_mask = 64'h0F220F550F000F11;
defparam \HEX_display|hex7|out_lo[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \HEX_display|hex7|WideOr10~0 (
// Equation(s):
// \HEX_display|hex7|WideOr10~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [1] & (!\RF_block|r1 [3] & !\RF_block|r1 [2])) # (\RF_block|r1 [1] & ((\RF_block|r1 [2]))) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (!\RF_block|r1 [1] & \RF_block|r1 
// [2])) # (\RF_block|r1 [3] & (\RF_block|r1 [1] & !\RF_block|r1 [2])) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(!\RF_block|r1 [1]),
	.datac(gnd),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr10~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr10~0 .lut_mask = 64'h1188118888338833;
defparam \HEX_display|hex7|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \HEX_display|hex7|out_lo[3]~3 (
// Equation(s):
// \HEX_display|hex7|out_lo[3]~3_combout  = ( cycle_count[10] & ( cycle_count[8] & ( (!\SW[2]~input_o  & ((\HEX_display|hex7|WideOr10~0_combout ))) # (\SW[2]~input_o  & (cycle_count[9])) ) ) ) # ( !cycle_count[10] & ( cycle_count[8] & ( (!\SW[2]~input_o  & 
// (((\HEX_display|hex7|WideOr10~0_combout )))) # (\SW[2]~input_o  & (!\cycle_count[11]~DUPLICATE_q  & (!cycle_count[9]))) ) ) ) # ( cycle_count[10] & ( !cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr10~0_combout )))) # (\SW[2]~input_o  & 
// (!\cycle_count[11]~DUPLICATE_q  & (!cycle_count[9]))) ) ) ) # ( !cycle_count[10] & ( !cycle_count[8] & ( (!\SW[2]~input_o  & (((\HEX_display|hex7|WideOr10~0_combout )))) # (\SW[2]~input_o  & (\cycle_count[11]~DUPLICATE_q  & (cycle_count[9]))) ) ) )

	.dataa(!\cycle_count[11]~DUPLICATE_q ),
	.datab(!cycle_count[9]),
	.datac(!\HEX_display|hex7|WideOr10~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!cycle_count[10]),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[3]~3 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[3]~3 .lut_mask = 64'h0F110F880F880F33;
defparam \HEX_display|hex7|out_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \HEX_display|hex7|WideOr9~0 (
// Equation(s):
// \HEX_display|hex7|WideOr9~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [3]) # ((!\RF_block|r1 [1] & !\RF_block|r1 [2])) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (!\RF_block|r1 [1] & \RF_block|r1 [2])) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(!\RF_block|r1 [1]),
	.datac(gnd),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr9~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr9~0 .lut_mask = 64'h00880088EEAAEEAA;
defparam \HEX_display|hex7|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \HEX_display|hex7|out_lo[4]~2 (
// Equation(s):
// \HEX_display|hex7|out_lo[4]~2_combout  = ( \SW[2]~input_o  & ( cycle_count[8] & ( (!\cycle_count[11]~DUPLICATE_q ) # ((!cycle_count[10] & !cycle_count[9])) ) ) ) # ( !\SW[2]~input_o  & ( cycle_count[8] & ( \HEX_display|hex7|WideOr9~0_combout  ) ) ) # ( 
// \SW[2]~input_o  & ( !cycle_count[8] & ( (cycle_count[10] & (!\cycle_count[11]~DUPLICATE_q  & !cycle_count[9])) ) ) ) # ( !\SW[2]~input_o  & ( !cycle_count[8] & ( \HEX_display|hex7|WideOr9~0_combout  ) ) )

	.dataa(!cycle_count[10]),
	.datab(!\HEX_display|hex7|WideOr9~0_combout ),
	.datac(!\cycle_count[11]~DUPLICATE_q ),
	.datad(!cycle_count[9]),
	.datae(!\SW[2]~input_o ),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[4]~2 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[4]~2 .lut_mask = 64'h333350003333FAF0;
defparam \HEX_display|hex7|out_lo[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \HEX_display|hex7|WideOr8~0 (
// Equation(s):
// \HEX_display|hex7|WideOr8~0_combout  = ( \RF_block|r1 [0] & ( !\RF_block|r1 [3] $ (((!\RF_block|r1 [1] & \RF_block|r1 [2]))) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (\RF_block|r1 [1] & !\RF_block|r1 [2])) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(gnd),
	.datac(!\RF_block|r1 [1]),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr8~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr8~0 .lut_mask = 64'h0A000A00AA5AAA5A;
defparam \HEX_display|hex7|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \HEX_display|hex7|out_lo[5]~1 (
// Equation(s):
// \HEX_display|hex7|out_lo[5]~1_combout  = ( \SW[2]~input_o  & ( cycle_count[8] & ( !\cycle_count[11]~DUPLICATE_q  $ (((cycle_count[10] & !cycle_count[9]))) ) ) ) # ( !\SW[2]~input_o  & ( cycle_count[8] & ( \HEX_display|hex7|WideOr8~0_combout  ) ) ) # ( 
// \SW[2]~input_o  & ( !cycle_count[8] & ( (!cycle_count[10] & (!\cycle_count[11]~DUPLICATE_q  & cycle_count[9])) ) ) ) # ( !\SW[2]~input_o  & ( !cycle_count[8] & ( \HEX_display|hex7|WideOr8~0_combout  ) ) )

	.dataa(!cycle_count[10]),
	.datab(!\HEX_display|hex7|WideOr8~0_combout ),
	.datac(!\cycle_count[11]~DUPLICATE_q ),
	.datad(!cycle_count[9]),
	.datae(!\SW[2]~input_o ),
	.dataf(!cycle_count[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[5]~1 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[5]~1 .lut_mask = 64'h333300A03333A5F0;
defparam \HEX_display|hex7|out_lo[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \HEX_display|hex7|WideOr7~0 (
// Equation(s):
// \HEX_display|hex7|WideOr7~0_combout  = ( \RF_block|r1 [2] & ( (!\RF_block|r1 [0] & (\RF_block|r1 [3] & !\RF_block|r1 [1])) # (\RF_block|r1 [0] & (!\RF_block|r1 [3] & \RF_block|r1 [1])) ) ) # ( !\RF_block|r1 [2] & ( (!\RF_block|r1 [3] & !\RF_block|r1 [1]) 
// ) )

	.dataa(!\RF_block|r1 [0]),
	.datab(!\RF_block|r1 [3]),
	.datac(!\RF_block|r1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr7~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr7~0 .lut_mask = 64'hC0C0C0C024242424;
defparam \HEX_display|hex7|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N42
cyclonev_lcell_comb \HEX_display|hex7|out_lo[6]~0 (
// Equation(s):
// \HEX_display|hex7|out_lo[6]~0_combout  = ( cycle_count[8] & ( \HEX_display|hex7|WideOr7~0_combout  & ( (\SW[2]~input_o  & ((!cycle_count[10] $ (!cycle_count[9])) # (\cycle_count[11]~DUPLICATE_q ))) ) ) ) # ( !cycle_count[8] & ( 
// \HEX_display|hex7|WideOr7~0_combout  & ( (\SW[2]~input_o  & ((!cycle_count[10] $ (!\cycle_count[11]~DUPLICATE_q )) # (cycle_count[9]))) ) ) ) # ( cycle_count[8] & ( !\HEX_display|hex7|WideOr7~0_combout  & ( ((!\SW[2]~input_o ) # (!cycle_count[10] $ 
// (!cycle_count[9]))) # (\cycle_count[11]~DUPLICATE_q ) ) ) ) # ( !cycle_count[8] & ( !\HEX_display|hex7|WideOr7~0_combout  & ( ((!\SW[2]~input_o ) # (!cycle_count[10] $ (!\cycle_count[11]~DUPLICATE_q ))) # (cycle_count[9]) ) ) )

	.dataa(!cycle_count[10]),
	.datab(!cycle_count[9]),
	.datac(!\cycle_count[11]~DUPLICATE_q ),
	.datad(!\SW[2]~input_o ),
	.datae(!cycle_count[8]),
	.dataf(!\HEX_display|hex7|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_lo[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_lo[6]~0 .extended_lut = "off";
defparam \HEX_display|hex7|out_lo[6]~0 .lut_mask = 64'hFF7BFF6F007B006F;
defparam \HEX_display|hex7|out_lo[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N41
dffeas \cycle_count[14] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[14] .is_wysiwyg = "true";
defparam \cycle_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N33
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( cycle_count[12] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( cycle_count[12] ) + ( GND ) + ( \Add0~14  ))

	.dataa(!cycle_count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N35
dffeas \cycle_count[12] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[12] .is_wysiwyg = "true";
defparam \cycle_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( cycle_count[13] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( cycle_count[13] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!cycle_count[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N37
dffeas \cycle_count[13] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[13] .is_wysiwyg = "true";
defparam \cycle_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( cycle_count[14] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( cycle_count[14] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!cycle_count[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N40
dffeas \cycle_count[14]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( cycle_count[15] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!cycle_count[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N43
dffeas \cycle_count[15] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[15] .is_wysiwyg = "true";
defparam \cycle_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[4]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[4]~feeder_combout  = ( \ALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[4]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \ALUOut_reg|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[4]~feeder_combout ),
	.asdata(\ALU|tmp_out[4]~18_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N59
dffeas \MDR_reg|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N9
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \Control|state.c4_load~DUPLICATE_q  & ( \MDR_reg|lpm_ff_component|dffs [4] ) ) # ( !\Control|state.c4_load~DUPLICATE_q  & ( \ALUOut_reg|lpm_ff_component|dffs [4] ) )

	.dataa(!\ALUOut_reg|lpm_ff_component|dffs [4]),
	.datab(gnd),
	.datac(!\MDR_reg|lpm_ff_component|dffs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_load~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N35
dffeas \RF_block|r1[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[4] .is_wysiwyg = "true";
defparam \RF_block|r1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N4
dffeas \MDR_reg|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[5]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[5]~feeder_combout  = \ALU|Add0~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[5]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ALUOut_reg|lpm_ff_component|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N16
dffeas \ALUOut_reg|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[5]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N42
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [5] & ( (!\Control|state.c4_load~DUPLICATE_q ) # (\MDR_reg|lpm_ff_component|dffs [5]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [5] & ( 
// (\Control|state.c4_load~DUPLICATE_q  & \MDR_reg|lpm_ff_component|dffs [5]) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_load~DUPLICATE_q ),
	.datac(!\MDR_reg|lpm_ff_component|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N11
dffeas \RF_block|r1[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[5] .is_wysiwyg = "true";
defparam \RF_block|r1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N13
dffeas \MDR_reg|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[7]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[7]~feeder_combout  = ( \ALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[7]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N55
dffeas \ALUOut_reg|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[7]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N18
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [7] & ( (!\Control|state.c4_load~DUPLICATE_q ) # (\MDR_reg|lpm_ff_component|dffs [7]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [7] & ( 
// (\MDR_reg|lpm_ff_component|dffs [7] & \Control|state.c4_load~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\MDR_reg|lpm_ff_component|dffs [7]),
	.datac(gnd),
	.datad(!\Control|state.c4_load~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00330033FF33FF33;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N52
dffeas \RF_block|r1[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[7] .is_wysiwyg = "true";
defparam \RF_block|r1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N40
dffeas \MDR_reg|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\Control|WideOr0~1_combout ),
	.sload(vcc),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \ALUOut_reg|lpm_ff_component|dffs[6]~feeder (
// Equation(s):
// \ALUOut_reg|lpm_ff_component|dffs[6]~feeder_combout  = ( \ALU|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUOut_reg|lpm_ff_component|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[6]~feeder .extended_lut = "off";
defparam \ALUOut_reg|lpm_ff_component|dffs[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALUOut_reg|lpm_ff_component|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N59
dffeas \ALUOut_reg|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALUOut_reg|lpm_ff_component|dffs[6]~feeder_combout ),
	.asdata(\ALU|tmp_out~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU|tmp_out[0]~0_combout ),
	.ena(\Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N45
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [6] & ( (!\Control|state.c4_load~DUPLICATE_q ) # (\MDR_reg|lpm_ff_component|dffs [6]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [6] & ( 
// (\Control|state.c4_load~DUPLICATE_q  & \MDR_reg|lpm_ff_component|dffs [6]) ) )

	.dataa(gnd),
	.datab(!\Control|state.c4_load~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\MDR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \RF_block|r1[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[6] .is_wysiwyg = "true";
defparam \RF_block|r1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N57
cyclonev_lcell_comb \HEX_display|hex6|WideOr13~0 (
// Equation(s):
// \HEX_display|hex6|WideOr13~0_combout  = ( \RF_block|r1 [6] & ( (!\RF_block|r1 [5] & (!\RF_block|r1 [4] $ (\RF_block|r1 [7]))) ) ) # ( !\RF_block|r1 [6] & ( (\RF_block|r1 [4] & (!\RF_block|r1 [5] $ (\RF_block|r1 [7]))) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(gnd),
	.datac(!\RF_block|r1 [5]),
	.datad(!\RF_block|r1 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr13~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr13~0 .lut_mask = 64'h50055005A050A050;
defparam \HEX_display|hex6|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N34
dffeas \cycle_count[12]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycle_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cycle_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \HEX_display|hex6|out_lo[0]~6 (
// Equation(s):
// \HEX_display|hex6|out_lo[0]~6_combout  = ( \HEX_display|hex6|WideOr13~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # ((!\cycle_count[14]~DUPLICATE_q  & (!cycle_count[13] $ (cycle_count[15]))) # (\cycle_count[14]~DUPLICATE_q  & 
// (!cycle_count[13] & cycle_count[15]))) ) ) ) # ( !\HEX_display|hex6|WideOr13~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (\SW[2]~input_o  & ((!\cycle_count[14]~DUPLICATE_q  & (!cycle_count[13] $ (cycle_count[15]))) # (\cycle_count[14]~DUPLICATE_q  & 
// (!cycle_count[13] & cycle_count[15])))) ) ) ) # ( \HEX_display|hex6|WideOr13~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # ((\cycle_count[14]~DUPLICATE_q  & (!cycle_count[13] & !cycle_count[15]))) ) ) ) # ( 
// !\HEX_display|hex6|WideOr13~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( (\cycle_count[14]~DUPLICATE_q  & (\SW[2]~input_o  & (!cycle_count[13] & !cycle_count[15]))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!cycle_count[13]),
	.datad(!cycle_count[15]),
	.datae(!\HEX_display|hex6|WideOr13~0_combout ),
	.dataf(!\cycle_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[0]~6 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[0]~6 .lut_mask = 64'h1000DCCC2012ECDE;
defparam \HEX_display|hex6|out_lo[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \RF_block|r1[7]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[7]~DUPLICATE .is_wysiwyg = "true";
defparam \RF_block|r1[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \HEX_display|hex6|WideOr12~0 (
// Equation(s):
// \HEX_display|hex6|WideOr12~0_combout  = ( \RF_block|r1 [6] & ( (!\RF_block|r1 [4] & ((\RF_block|r1[7]~DUPLICATE_q ) # (\RF_block|r1 [5]))) # (\RF_block|r1 [4] & (!\RF_block|r1 [5] $ (\RF_block|r1[7]~DUPLICATE_q ))) ) ) # ( !\RF_block|r1 [6] & ( 
// (\RF_block|r1 [4] & (\RF_block|r1 [5] & \RF_block|r1[7]~DUPLICATE_q )) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr12~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr12~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \HEX_display|hex6|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \HEX_display|hex6|out_lo[1]~5 (
// Equation(s):
// \HEX_display|hex6|out_lo[1]~5_combout  = ( \HEX_display|hex6|WideOr12~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # ((!cycle_count[13] & (\cycle_count[14]~DUPLICATE_q  & !cycle_count[15])) # (cycle_count[13] & ((cycle_count[15])))) 
// ) ) ) # ( !\HEX_display|hex6|WideOr12~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (\SW[2]~input_o  & ((!cycle_count[13] & (\cycle_count[14]~DUPLICATE_q  & !cycle_count[15])) # (cycle_count[13] & ((cycle_count[15]))))) ) ) ) # ( 
// \HEX_display|hex6|WideOr12~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # ((\cycle_count[14]~DUPLICATE_q  & ((cycle_count[15]) # (cycle_count[13])))) ) ) ) # ( !\HEX_display|hex6|WideOr12~0_combout  & ( 
// !\cycle_count[12]~DUPLICATE_q  & ( (\cycle_count[14]~DUPLICATE_q  & (\SW[2]~input_o  & ((cycle_count[15]) # (cycle_count[13])))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!cycle_count[13]),
	.datad(!cycle_count[15]),
	.datae(!\HEX_display|hex6|WideOr12~0_combout ),
	.dataf(!\cycle_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[1]~5 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[1]~5 .lut_mask = 64'h0111CDDD1003DCCF;
defparam \HEX_display|hex6|out_lo[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \HEX_display|hex6|WideOr11~0 (
// Equation(s):
// \HEX_display|hex6|WideOr11~0_combout  = ( \RF_block|r1 [6] & ( (\RF_block|r1 [7] & ((!\RF_block|r1 [4]) # (\RF_block|r1 [5]))) ) ) # ( !\RF_block|r1 [6] & ( (!\RF_block|r1 [4] & (\RF_block|r1 [5] & !\RF_block|r1 [7])) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(gnd),
	.datac(!\RF_block|r1 [5]),
	.datad(!\RF_block|r1 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr11~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr11~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \HEX_display|hex6|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \HEX_display|hex6|out_lo[2]~4 (
// Equation(s):
// \HEX_display|hex6|out_lo[2]~4_combout  = ( \HEX_display|hex6|WideOr11~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # ((\cycle_count[14]~DUPLICATE_q  & (cycle_count[13] & cycle_count[15]))) ) ) ) # ( 
// !\HEX_display|hex6|WideOr11~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (\cycle_count[14]~DUPLICATE_q  & (\SW[2]~input_o  & (cycle_count[13] & cycle_count[15]))) ) ) ) # ( \HEX_display|hex6|WideOr11~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( 
// (!\SW[2]~input_o ) # ((!\cycle_count[14]~DUPLICATE_q  & (cycle_count[13] & !cycle_count[15])) # (\cycle_count[14]~DUPLICATE_q  & ((cycle_count[15])))) ) ) ) # ( !\HEX_display|hex6|WideOr11~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( (\SW[2]~input_o  
// & ((!\cycle_count[14]~DUPLICATE_q  & (cycle_count[13] & !cycle_count[15])) # (\cycle_count[14]~DUPLICATE_q  & ((cycle_count[15]))))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!cycle_count[13]),
	.datad(!cycle_count[15]),
	.datae(!\HEX_display|hex6|WideOr11~0_combout ),
	.dataf(!\cycle_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[2]~4 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[2]~4 .lut_mask = 64'h0211CEDD0001CCCD;
defparam \HEX_display|hex6|out_lo[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \HEX_display|hex6|WideOr10~0 (
// Equation(s):
// \HEX_display|hex6|WideOr10~0_combout  = ( \RF_block|r1 [4] & ( (!\RF_block|r1 [5] & (!\RF_block|r1[7]~DUPLICATE_q  & !\RF_block|r1 [6])) # (\RF_block|r1 [5] & ((\RF_block|r1 [6]))) ) ) # ( !\RF_block|r1 [4] & ( (!\RF_block|r1[7]~DUPLICATE_q  & 
// (!\RF_block|r1 [5] & \RF_block|r1 [6])) # (\RF_block|r1[7]~DUPLICATE_q  & (\RF_block|r1 [5] & !\RF_block|r1 [6])) ) )

	.dataa(!\RF_block|r1[7]~DUPLICATE_q ),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr10~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr10~0 .lut_mask = 64'h1818181883838383;
defparam \HEX_display|hex6|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \HEX_display|hex6|out_lo[3]~3 (
// Equation(s):
// \HEX_display|hex6|out_lo[3]~3_combout  = ( cycle_count[13] & ( \HEX_display|hex6|WideOr10~0_combout  & ( (!\SW[2]~input_o ) # ((!\cycle_count[14]~DUPLICATE_q  & (!\cycle_count[12]~DUPLICATE_q  & cycle_count[15])) # (\cycle_count[14]~DUPLICATE_q  & 
// (\cycle_count[12]~DUPLICATE_q ))) ) ) ) # ( !cycle_count[13] & ( \HEX_display|hex6|WideOr10~0_combout  & ( (!\SW[2]~input_o ) # ((!cycle_count[15] & (!\cycle_count[14]~DUPLICATE_q  $ (!\cycle_count[12]~DUPLICATE_q )))) ) ) ) # ( cycle_count[13] & ( 
// !\HEX_display|hex6|WideOr10~0_combout  & ( (\SW[2]~input_o  & ((!\cycle_count[14]~DUPLICATE_q  & (!\cycle_count[12]~DUPLICATE_q  & cycle_count[15])) # (\cycle_count[14]~DUPLICATE_q  & (\cycle_count[12]~DUPLICATE_q )))) ) ) ) # ( !cycle_count[13] & ( 
// !\HEX_display|hex6|WideOr10~0_combout  & ( (\SW[2]~input_o  & (!cycle_count[15] & (!\cycle_count[14]~DUPLICATE_q  $ (!\cycle_count[12]~DUPLICATE_q )))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!\cycle_count[12]~DUPLICATE_q ),
	.datad(!cycle_count[15]),
	.datae(!cycle_count[13]),
	.dataf(!\HEX_display|hex6|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[3]~3 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[3]~3 .lut_mask = 64'h12000121DECCCDED;
defparam \HEX_display|hex6|out_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \HEX_display|hex6|WideOr9~0 (
// Equation(s):
// \HEX_display|hex6|WideOr9~0_combout  = ( \RF_block|r1 [6] & ( (!\RF_block|r1[7]~DUPLICATE_q  & ((!\RF_block|r1 [5]) # (\RF_block|r1 [4]))) ) ) # ( !\RF_block|r1 [6] & ( (\RF_block|r1 [4] & ((!\RF_block|r1 [5]) # (!\RF_block|r1[7]~DUPLICATE_q ))) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr9~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr9~0 .lut_mask = 64'h54545454D0D0D0D0;
defparam \HEX_display|hex6|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \HEX_display|hex6|out_lo[4]~2 (
// Equation(s):
// \HEX_display|hex6|out_lo[4]~2_combout  = ( \HEX_display|hex6|WideOr9~0_combout  & ( cycle_count[14] & ( (!\SW[2]~input_o ) # ((!cycle_count[15] & ((!cycle_count[13]) # (cycle_count[12])))) ) ) ) # ( !\HEX_display|hex6|WideOr9~0_combout  & ( 
// cycle_count[14] & ( (\SW[2]~input_o  & (!cycle_count[15] & ((!cycle_count[13]) # (cycle_count[12])))) ) ) ) # ( \HEX_display|hex6|WideOr9~0_combout  & ( !cycle_count[14] & ( (!\SW[2]~input_o ) # ((cycle_count[12] & ((!cycle_count[13]) # 
// (!cycle_count[15])))) ) ) ) # ( !\HEX_display|hex6|WideOr9~0_combout  & ( !cycle_count[14] & ( (cycle_count[12] & (\SW[2]~input_o  & ((!cycle_count[13]) # (!cycle_count[15])))) ) ) )

	.dataa(!cycle_count[12]),
	.datab(!cycle_count[13]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[15]),
	.datae(!\HEX_display|hex6|WideOr9~0_combout ),
	.dataf(!cycle_count[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[4]~2 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[4]~2 .lut_mask = 64'h0504F5F40D00FDF0;
defparam \HEX_display|hex6|out_lo[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \HEX_display|hex6|WideOr8~0 (
// Equation(s):
// \HEX_display|hex6|WideOr8~0_combout  = ( \RF_block|r1 [6] & ( (\RF_block|r1 [4] & (!\RF_block|r1[7]~DUPLICATE_q  $ (!\RF_block|r1 [5]))) ) ) # ( !\RF_block|r1 [6] & ( (!\RF_block|r1[7]~DUPLICATE_q  & ((\RF_block|r1 [4]) # (\RF_block|r1 [5]))) ) )

	.dataa(!\RF_block|r1[7]~DUPLICATE_q ),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr8~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr8~0 .lut_mask = 64'h2A2A2A2A06060606;
defparam \HEX_display|hex6|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \HEX_display|hex6|out_lo[5]~1 (
// Equation(s):
// \HEX_display|hex6|out_lo[5]~1_combout  = ( \HEX_display|hex6|WideOr8~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (!\SW[2]~input_o ) # (!cycle_count[15] $ (((\cycle_count[14]~DUPLICATE_q  & !cycle_count[13])))) ) ) ) # ( 
// !\HEX_display|hex6|WideOr8~0_combout  & ( \cycle_count[12]~DUPLICATE_q  & ( (\SW[2]~input_o  & (!cycle_count[15] $ (((\cycle_count[14]~DUPLICATE_q  & !cycle_count[13]))))) ) ) ) # ( \HEX_display|hex6|WideOr8~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & 
// ( (!\SW[2]~input_o ) # ((!\cycle_count[14]~DUPLICATE_q  & (cycle_count[13] & !cycle_count[15]))) ) ) ) # ( !\HEX_display|hex6|WideOr8~0_combout  & ( !\cycle_count[12]~DUPLICATE_q  & ( (!\cycle_count[14]~DUPLICATE_q  & (\SW[2]~input_o  & (cycle_count[13] & 
// !cycle_count[15]))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!cycle_count[13]),
	.datad(!cycle_count[15]),
	.datae(!\HEX_display|hex6|WideOr8~0_combout ),
	.dataf(!\cycle_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[5]~1 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[5]~1 .lut_mask = 64'h0200CECC2310EFDC;
defparam \HEX_display|hex6|out_lo[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N39
cyclonev_lcell_comb \HEX_display|hex6|WideOr7~0 (
// Equation(s):
// \HEX_display|hex6|WideOr7~0_combout  = ( \RF_block|r1 [4] & ( (!\RF_block|r1[7]~DUPLICATE_q  & (!\RF_block|r1 [5] $ (\RF_block|r1 [6]))) ) ) # ( !\RF_block|r1 [4] & ( (!\RF_block|r1 [5] & (!\RF_block|r1[7]~DUPLICATE_q  $ (\RF_block|r1 [6]))) ) )

	.dataa(!\RF_block|r1[7]~DUPLICATE_q ),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr7~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr7~0 .lut_mask = 64'h8484848482828282;
defparam \HEX_display|hex6|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \HEX_display|hex6|out_lo[6]~0 (
// Equation(s):
// \HEX_display|hex6|out_lo[6]~0_combout  = ( cycle_count[13] & ( \HEX_display|hex6|WideOr7~0_combout  & ( (\SW[2]~input_o  & ((!\cycle_count[14]~DUPLICATE_q ) # ((!\cycle_count[12]~DUPLICATE_q ) # (cycle_count[15])))) ) ) ) # ( !cycle_count[13] & ( 
// \HEX_display|hex6|WideOr7~0_combout  & ( (\SW[2]~input_o  & ((!\cycle_count[14]~DUPLICATE_q  & ((cycle_count[15]))) # (\cycle_count[14]~DUPLICATE_q  & ((!cycle_count[15]) # (\cycle_count[12]~DUPLICATE_q ))))) ) ) ) # ( cycle_count[13] & ( 
// !\HEX_display|hex6|WideOr7~0_combout  & ( (!\cycle_count[14]~DUPLICATE_q ) # ((!\SW[2]~input_o ) # ((!\cycle_count[12]~DUPLICATE_q ) # (cycle_count[15]))) ) ) ) # ( !cycle_count[13] & ( !\HEX_display|hex6|WideOr7~0_combout  & ( (!\SW[2]~input_o ) # 
// ((!\cycle_count[14]~DUPLICATE_q  & ((cycle_count[15]))) # (\cycle_count[14]~DUPLICATE_q  & ((!cycle_count[15]) # (\cycle_count[12]~DUPLICATE_q )))) ) ) )

	.dataa(!\cycle_count[14]~DUPLICATE_q ),
	.datab(!\SW[2]~input_o ),
	.datac(!\cycle_count[12]~DUPLICATE_q ),
	.datad(!cycle_count[15]),
	.datae(!cycle_count[13]),
	.dataf(!\HEX_display|hex6|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_lo[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_lo[6]~0 .extended_lut = "off";
defparam \HEX_display|hex6|out_lo[6]~0 .lut_mask = 64'hDDEFFEFF11233233;
defparam \HEX_display|hex6|out_lo[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \RF_block|Decoder0~1 (
// Equation(s):
// \RF_block|Decoder0~1_combout  = ( \Control|state.c4_load~DUPLICATE_q  & ( (!\IR_reg|lpm_ff_component|dffs [7] & !\IR_reg|lpm_ff_component|dffs [6]) ) ) # ( !\Control|state.c4_load~DUPLICATE_q  & ( (!\IR_reg|lpm_ff_component|dffs [7] & 
// (!\IR_reg|lpm_ff_component|dffs [6] & ((\Control|state.c5_ori~q ) # (\Control|state.c4_asnsh~q )))) ) )

	.dataa(!\IR_reg|lpm_ff_component|dffs [7]),
	.datab(!\Control|state.c4_asnsh~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [6]),
	.datad(!\Control|state.c5_ori~q ),
	.datae(gnd),
	.dataf(!\Control|state.c4_load~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF_block|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF_block|Decoder0~1 .extended_lut = "off";
defparam \RF_block|Decoder0~1 .lut_mask = 64'h20A020A0A0A0A0A0;
defparam \RF_block|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N17
dffeas \RF_block|r0[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[1] .is_wysiwyg = "true";
defparam \RF_block|r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N50
dffeas \RF_block|r0[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[2] .is_wysiwyg = "true";
defparam \RF_block|r0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N38
dffeas \RF_block|r0[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[0] .is_wysiwyg = "true";
defparam \RF_block|r0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N53
dffeas \RF_block|r0[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[3] .is_wysiwyg = "true";
defparam \RF_block|r0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N24
cyclonev_lcell_comb \HEX_display|hex5|WideOr13~0 (
// Equation(s):
// \HEX_display|hex5|WideOr13~0_combout  = ( \RF_block|r0 [3] & ( (\RF_block|r0 [0] & (!\RF_block|r0 [1] $ (!\RF_block|r0 [2]))) ) ) # ( !\RF_block|r0 [3] & ( (!\RF_block|r0 [1] & (!\RF_block|r0 [2] $ (!\RF_block|r0 [0]))) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [2]),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr13~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr13~0 .lut_mask = 64'h0CC00CC0003C003C;
defparam \HEX_display|hex5|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \HEX_display|hex5|out_lo[0]~6 (
// Equation(s):
// \HEX_display|hex5|out_lo[0]~6_combout  = ( cycle_count[2] & ( \SW[2]~input_o  & ( (!cycle_count[1] & (!cycle_count[3] $ (cycle_count[0]))) ) ) ) # ( !cycle_count[2] & ( \SW[2]~input_o  & ( (cycle_count[0] & (!cycle_count[3] $ (cycle_count[1]))) ) ) ) # ( 
// cycle_count[2] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr13~0_combout  ) ) ) # ( !cycle_count[2] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr13~0_combout  ) ) )

	.dataa(!cycle_count[3]),
	.datab(!\HEX_display|hex5|WideOr13~0_combout ),
	.datac(!cycle_count[1]),
	.datad(!cycle_count[0]),
	.datae(!cycle_count[2]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[0]~6 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[0]~6 .lut_mask = 64'h3333333300A5A050;
defparam \HEX_display|hex5|out_lo[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N27
cyclonev_lcell_comb \HEX_display|hex5|WideOr12~0 (
// Equation(s):
// \HEX_display|hex5|WideOr12~0_combout  = ( \RF_block|r0 [3] & ( (!\RF_block|r0 [0] & (\RF_block|r0 [2])) # (\RF_block|r0 [0] & ((\RF_block|r0 [1]))) ) ) # ( !\RF_block|r0 [3] & ( (\RF_block|r0 [2] & (!\RF_block|r0 [1] $ (!\RF_block|r0 [0]))) ) )

	.dataa(!\RF_block|r0 [2]),
	.datab(!\RF_block|r0 [1]),
	.datac(gnd),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr12~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr12~0 .lut_mask = 64'h1144114455335533;
defparam \HEX_display|hex5|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N0
cyclonev_lcell_comb \HEX_display|hex5|out_lo[1]~5 (
// Equation(s):
// \HEX_display|hex5|out_lo[1]~5_combout  = ( cycle_count[3] & ( \SW[2]~input_o  & ( (!cycle_count[0] & ((cycle_count[2]))) # (cycle_count[0] & (cycle_count[1])) ) ) ) # ( !cycle_count[3] & ( \SW[2]~input_o  & ( (cycle_count[2] & (!cycle_count[1] $ 
// (!cycle_count[0]))) ) ) ) # ( cycle_count[3] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr12~0_combout  ) ) ) # ( !cycle_count[3] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr12~0_combout  ) ) )

	.dataa(!cycle_count[1]),
	.datab(!cycle_count[0]),
	.datac(!cycle_count[2]),
	.datad(!\HEX_display|hex5|WideOr12~0_combout ),
	.datae(!cycle_count[3]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[1]~5 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[1]~5 .lut_mask = 64'h00FF00FF06061D1D;
defparam \HEX_display|hex5|out_lo[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \HEX_display|hex5|WideOr11~0 (
// Equation(s):
// \HEX_display|hex5|WideOr11~0_combout  = ( \RF_block|r0 [3] & ( (\RF_block|r0 [2] & ((!\RF_block|r0 [0]) # (\RF_block|r0 [1]))) ) ) # ( !\RF_block|r0 [3] & ( (\RF_block|r0 [1] & (!\RF_block|r0 [2] & !\RF_block|r0 [0])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [2]),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr11~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr11~0 .lut_mask = 64'h300030000F030F03;
defparam \HEX_display|hex5|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N54
cyclonev_lcell_comb \HEX_display|hex5|out_lo[2]~4 (
// Equation(s):
// \HEX_display|hex5|out_lo[2]~4_combout  = ( cycle_count[2] & ( \SW[2]~input_o  & ( (cycle_count[3] & ((!cycle_count[0]) # (cycle_count[1]))) ) ) ) # ( !cycle_count[2] & ( \SW[2]~input_o  & ( (!cycle_count[3] & (cycle_count[1] & !cycle_count[0])) ) ) ) # ( 
// cycle_count[2] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr11~0_combout  ) ) ) # ( !cycle_count[2] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr11~0_combout  ) ) )

	.dataa(!cycle_count[3]),
	.datab(!\HEX_display|hex5|WideOr11~0_combout ),
	.datac(!cycle_count[1]),
	.datad(!cycle_count[0]),
	.datae(!cycle_count[2]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[2]~4 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[2]~4 .lut_mask = 64'h333333330A005505;
defparam \HEX_display|hex5|out_lo[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N3
cyclonev_lcell_comb \HEX_display|hex5|WideOr10~0 (
// Equation(s):
// \HEX_display|hex5|WideOr10~0_combout  = ( \RF_block|r0 [2] & ( (!\RF_block|r0 [0] & (!\RF_block|r0 [1] & !\RF_block|r0 [3])) # (\RF_block|r0 [0] & (\RF_block|r0 [1])) ) ) # ( !\RF_block|r0 [2] & ( (!\RF_block|r0 [0] & (\RF_block|r0 [1] & \RF_block|r0 
// [3])) # (\RF_block|r0 [0] & (!\RF_block|r0 [1] & !\RF_block|r0 [3])) ) )

	.dataa(!\RF_block|r0 [0]),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr10~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr10~0 .lut_mask = 64'h4242424291919191;
defparam \HEX_display|hex5|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \HEX_display|hex5|out_lo[3]~3 (
// Equation(s):
// \HEX_display|hex5|out_lo[3]~3_combout  = ( cycle_count[2] & ( \SW[2]~input_o  & ( (!cycle_count[1] & (!cycle_count[3] & !cycle_count[0])) # (cycle_count[1] & ((cycle_count[0]))) ) ) ) # ( !cycle_count[2] & ( \SW[2]~input_o  & ( (!cycle_count[3] & 
// (!cycle_count[1] & cycle_count[0])) # (cycle_count[3] & (cycle_count[1] & !cycle_count[0])) ) ) ) # ( cycle_count[2] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr10~0_combout  ) ) ) # ( !cycle_count[2] & ( !\SW[2]~input_o  & ( 
// \HEX_display|hex5|WideOr10~0_combout  ) ) )

	.dataa(!cycle_count[3]),
	.datab(!\HEX_display|hex5|WideOr10~0_combout ),
	.datac(!cycle_count[1]),
	.datad(!cycle_count[0]),
	.datae(!cycle_count[2]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[3]~3 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[3]~3 .lut_mask = 64'h3333333305A0A00F;
defparam \HEX_display|hex5|out_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N30
cyclonev_lcell_comb \HEX_display|hex5|WideOr9~0 (
// Equation(s):
// \HEX_display|hex5|WideOr9~0_combout  = ( \RF_block|r0 [3] & ( (!\RF_block|r0 [1] & (!\RF_block|r0 [2] & \RF_block|r0 [0])) ) ) # ( !\RF_block|r0 [3] & ( ((!\RF_block|r0 [1] & \RF_block|r0 [2])) # (\RF_block|r0 [0]) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [2]),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr9~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr9~0 .lut_mask = 64'h0CFF0CFF00C000C0;
defparam \HEX_display|hex5|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \HEX_display|hex5|out_lo[4]~2 (
// Equation(s):
// \HEX_display|hex5|out_lo[4]~2_combout  = ( cycle_count[3] & ( \HEX_display|hex5|WideOr9~0_combout  & ( (!\SW[2]~input_o ) # ((!cycle_count[1] & (cycle_count[0] & !cycle_count[2]))) ) ) ) # ( !cycle_count[3] & ( \HEX_display|hex5|WideOr9~0_combout  & ( 
// ((!\SW[2]~input_o ) # ((!cycle_count[1] & cycle_count[2]))) # (cycle_count[0]) ) ) ) # ( cycle_count[3] & ( !\HEX_display|hex5|WideOr9~0_combout  & ( (!cycle_count[1] & (cycle_count[0] & (!cycle_count[2] & \SW[2]~input_o ))) ) ) ) # ( !cycle_count[3] & ( 
// !\HEX_display|hex5|WideOr9~0_combout  & ( (\SW[2]~input_o  & (((!cycle_count[1] & cycle_count[2])) # (cycle_count[0]))) ) ) )

	.dataa(!cycle_count[1]),
	.datab(!cycle_count[0]),
	.datac(!cycle_count[2]),
	.datad(!\SW[2]~input_o ),
	.datae(!cycle_count[3]),
	.dataf(!\HEX_display|hex5|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[4]~2 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[4]~2 .lut_mask = 64'h003B0020FF3BFF20;
defparam \HEX_display|hex5|out_lo[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N33
cyclonev_lcell_comb \HEX_display|hex5|WideOr8~0 (
// Equation(s):
// \HEX_display|hex5|WideOr8~0_combout  = ( \RF_block|r0 [3] & ( (\RF_block|r0 [2] & (!\RF_block|r0 [1] & \RF_block|r0 [0])) ) ) # ( !\RF_block|r0 [3] & ( (!\RF_block|r0 [2] & ((\RF_block|r0 [0]) # (\RF_block|r0 [1]))) # (\RF_block|r0 [2] & (\RF_block|r0 [1] 
// & \RF_block|r0 [0])) ) )

	.dataa(!\RF_block|r0 [2]),
	.datab(!\RF_block|r0 [1]),
	.datac(gnd),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr8~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr8~0 .lut_mask = 64'h22BB22BB00440044;
defparam \HEX_display|hex5|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \HEX_display|hex5|out_lo[5]~1 (
// Equation(s):
// \HEX_display|hex5|out_lo[5]~1_combout  = ( cycle_count[3] & ( \SW[2]~input_o  & ( (!cycle_count[1] & (cycle_count[0] & cycle_count[2])) ) ) ) # ( !cycle_count[3] & ( \SW[2]~input_o  & ( (!cycle_count[1] & (cycle_count[0] & !cycle_count[2])) # 
// (cycle_count[1] & ((!cycle_count[2]) # (cycle_count[0]))) ) ) ) # ( cycle_count[3] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr8~0_combout  ) ) ) # ( !cycle_count[3] & ( !\SW[2]~input_o  & ( \HEX_display|hex5|WideOr8~0_combout  ) ) )

	.dataa(!cycle_count[1]),
	.datab(!cycle_count[0]),
	.datac(!cycle_count[2]),
	.datad(!\HEX_display|hex5|WideOr8~0_combout ),
	.datae(!cycle_count[3]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[5]~1 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[5]~1 .lut_mask = 64'h00FF00FF71710202;
defparam \HEX_display|hex5|out_lo[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N6
cyclonev_lcell_comb \HEX_display|hex5|WideOr7~0 (
// Equation(s):
// \HEX_display|hex5|WideOr7~0_combout  = ( \RF_block|r0 [2] & ( (!\RF_block|r0 [1] & (\RF_block|r0 [3] & !\RF_block|r0 [0])) # (\RF_block|r0 [1] & (!\RF_block|r0 [3] & \RF_block|r0 [0])) ) ) # ( !\RF_block|r0 [2] & ( (!\RF_block|r0 [1] & !\RF_block|r0 [3]) 
// ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [3]),
	.datad(!\RF_block|r0 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr7~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr7~0 .lut_mask = 64'hC0C0C0C00C300C30;
defparam \HEX_display|hex5|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \HEX_display|hex5|out_lo[6]~0 (
// Equation(s):
// \HEX_display|hex5|out_lo[6]~0_combout  = ( cycle_count[3] & ( \SW[2]~input_o  & ( ((!cycle_count[2]) # (cycle_count[0])) # (cycle_count[1]) ) ) ) # ( !cycle_count[3] & ( \SW[2]~input_o  & ( (!cycle_count[1] & ((cycle_count[2]))) # (cycle_count[1] & 
// ((!cycle_count[0]) # (!cycle_count[2]))) ) ) ) # ( cycle_count[3] & ( !\SW[2]~input_o  & ( !\HEX_display|hex5|WideOr7~0_combout  ) ) ) # ( !cycle_count[3] & ( !\SW[2]~input_o  & ( !\HEX_display|hex5|WideOr7~0_combout  ) ) )

	.dataa(!cycle_count[1]),
	.datab(!cycle_count[0]),
	.datac(!cycle_count[2]),
	.datad(!\HEX_display|hex5|WideOr7~0_combout ),
	.datae(!cycle_count[3]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_lo[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_lo[6]~0 .extended_lut = "off";
defparam \HEX_display|hex5|out_lo[6]~0 .lut_mask = 64'hFF00FF005E5EF7F7;
defparam \HEX_display|hex5|out_lo[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N44
dffeas \RF_block|r0[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[5] .is_wysiwyg = "true";
defparam \RF_block|r0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N47
dffeas \RF_block|r0[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[6] .is_wysiwyg = "true";
defparam \RF_block|r0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N20
dffeas \RF_block|r0[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[7] .is_wysiwyg = "true";
defparam \RF_block|r0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N11
dffeas \RF_block|r0[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[4] .is_wysiwyg = "true";
defparam \RF_block|r0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N33
cyclonev_lcell_comb \HEX_display|hex4|WideOr13~0 (
// Equation(s):
// \HEX_display|hex4|WideOr13~0_combout  = ( \RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (!\RF_block|r0 [6] $ (\RF_block|r0 [7]))) # (\RF_block|r0 [5] & (!\RF_block|r0 [6] & \RF_block|r0 [7])) ) ) # ( !\RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (\RF_block|r0 
// [6] & !\RF_block|r0 [7])) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr13~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr13~0 .lut_mask = 64'h2200220088668866;
defparam \HEX_display|hex4|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N16
dffeas \cycle_count[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[6] .is_wysiwyg = "true";
defparam \cycle_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N13
dffeas \cycle_count[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[5] .is_wysiwyg = "true";
defparam \cycle_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N10
dffeas \cycle_count[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycle_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycle_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cycle_count[4] .is_wysiwyg = "true";
defparam \cycle_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \HEX_display|hex4|out_lo[0]~6 (
// Equation(s):
// \HEX_display|hex4|out_lo[0]~6_combout  = ( cycle_count[5] & ( cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr13~0_combout )) # (\SW[2]~input_o  & (((cycle_count[7] & !cycle_count[6])))) ) ) ) # ( !cycle_count[5] & ( cycle_count[4] & ( 
// (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr13~0_combout )) # (\SW[2]~input_o  & ((!cycle_count[7] $ (cycle_count[6])))) ) ) ) # ( cycle_count[5] & ( !cycle_count[4] & ( (\HEX_display|hex4|WideOr13~0_combout  & !\SW[2]~input_o ) ) ) ) # ( !cycle_count[5] 
// & ( !cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr13~0_combout )) # (\SW[2]~input_o  & (((!cycle_count[7] & cycle_count[6])))) ) ) )

	.dataa(!\HEX_display|hex4|WideOr13~0_combout ),
	.datab(!cycle_count[7]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!cycle_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[0]~6 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[0]~6 .lut_mask = 64'h505C50505C535350;
defparam \HEX_display|hex4|out_lo[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \HEX_display|hex4|WideOr12~0 (
// Equation(s):
// \HEX_display|hex4|WideOr12~0_combout  = ( \RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (\RF_block|r0 [6] & !\RF_block|r0 [7])) # (\RF_block|r0 [5] & ((\RF_block|r0 [7]))) ) ) # ( !\RF_block|r0 [4] & ( (\RF_block|r0 [6] & ((\RF_block|r0 [7]) # (\RF_block|r0 
// [5]))) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(!\RF_block|r0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr12~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr12~0 .lut_mask = 64'h1313131325252525;
defparam \HEX_display|hex4|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \HEX_display|hex4|out_lo[1]~5 (
// Equation(s):
// \HEX_display|hex4|out_lo[1]~5_combout  = ( cycle_count[5] & ( cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr12~0_combout )) # (\SW[2]~input_o  & ((cycle_count[7]))) ) ) ) # ( !cycle_count[5] & ( cycle_count[4] & ( (!\SW[2]~input_o  & 
// (\HEX_display|hex4|WideOr12~0_combout )) # (\SW[2]~input_o  & (((!cycle_count[7] & cycle_count[6])))) ) ) ) # ( cycle_count[5] & ( !cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr12~0_combout )) # (\SW[2]~input_o  & ((cycle_count[6]))) ) 
// ) ) # ( !cycle_count[5] & ( !cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr12~0_combout )) # (\SW[2]~input_o  & (((cycle_count[7] & cycle_count[6])))) ) ) )

	.dataa(!\HEX_display|hex4|WideOr12~0_combout ),
	.datab(!cycle_count[7]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!cycle_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[1]~5 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[1]~5 .lut_mask = 64'h5053505F505C5353;
defparam \HEX_display|hex4|out_lo[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N51
cyclonev_lcell_comb \HEX_display|hex4|WideOr11~0 (
// Equation(s):
// \HEX_display|hex4|WideOr11~0_combout  = ( \RF_block|r0 [5] & ( (!\RF_block|r0 [6] & (!\RF_block|r0 [4] & !\RF_block|r0 [7])) # (\RF_block|r0 [6] & ((\RF_block|r0 [7]))) ) ) # ( !\RF_block|r0 [5] & ( (\RF_block|r0 [6] & (!\RF_block|r0 [4] & \RF_block|r0 
// [7])) ) )

	.dataa(!\RF_block|r0 [6]),
	.datab(!\RF_block|r0 [4]),
	.datac(!\RF_block|r0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr11~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr11~0 .lut_mask = 64'h0404040485858585;
defparam \HEX_display|hex4|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \HEX_display|hex4|out_lo[2]~4 (
// Equation(s):
// \HEX_display|hex4|out_lo[2]~4_combout  = ( cycle_count[5] & ( cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr11~0_combout )) # (\SW[2]~input_o  & (((cycle_count[7] & cycle_count[6])))) ) ) ) # ( !cycle_count[5] & ( cycle_count[4] & ( 
// (\HEX_display|hex4|WideOr11~0_combout  & !\SW[2]~input_o ) ) ) ) # ( cycle_count[5] & ( !cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr11~0_combout )) # (\SW[2]~input_o  & ((!cycle_count[7] $ (cycle_count[6])))) ) ) ) # ( !cycle_count[5] 
// & ( !cycle_count[4] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr11~0_combout )) # (\SW[2]~input_o  & (((cycle_count[7] & cycle_count[6])))) ) ) )

	.dataa(!\HEX_display|hex4|WideOr11~0_combout ),
	.datab(!cycle_count[7]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!cycle_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[2]~4 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[2]~4 .lut_mask = 64'h50535C5350505053;
defparam \HEX_display|hex4|out_lo[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \HEX_display|hex4|WideOr10~0 (
// Equation(s):
// \HEX_display|hex4|WideOr10~0_combout  = ( \RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (!\RF_block|r0 [6] & !\RF_block|r0 [7])) # (\RF_block|r0 [5] & (\RF_block|r0 [6])) ) ) # ( !\RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (\RF_block|r0 [6] & !\RF_block|r0 
// [7])) # (\RF_block|r0 [5] & (!\RF_block|r0 [6] & \RF_block|r0 [7])) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(!\RF_block|r0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr10~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr10~0 .lut_mask = 64'h2424242491919191;
defparam \HEX_display|hex4|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \HEX_display|hex4|out_lo[3]~3 (
// Equation(s):
// \HEX_display|hex4|out_lo[3]~3_combout  = ( cycle_count[5] & ( cycle_count[7] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr10~0_combout )) # (\SW[2]~input_o  & ((!cycle_count[4] $ (cycle_count[6])))) ) ) ) # ( !cycle_count[5] & ( cycle_count[7] & ( 
// (\HEX_display|hex4|WideOr10~0_combout  & !\SW[2]~input_o ) ) ) ) # ( cycle_count[5] & ( !cycle_count[7] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr10~0_combout )) # (\SW[2]~input_o  & (((cycle_count[4] & cycle_count[6])))) ) ) ) # ( !cycle_count[5] 
// & ( !cycle_count[7] & ( (!\SW[2]~input_o  & (\HEX_display|hex4|WideOr10~0_combout )) # (\SW[2]~input_o  & ((!cycle_count[4] $ (!cycle_count[6])))) ) ) )

	.dataa(!\HEX_display|hex4|WideOr10~0_combout ),
	.datab(!cycle_count[4]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!cycle_count[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[3]~3 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[3]~3 .lut_mask = 64'h535C505350505C53;
defparam \HEX_display|hex4|out_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \HEX_display|hex4|WideOr9~0 (
// Equation(s):
// \HEX_display|hex4|WideOr9~0_combout  = ( \RF_block|r0 [4] & ( (!\RF_block|r0 [7]) # ((!\RF_block|r0 [5] & !\RF_block|r0 [6])) ) ) # ( !\RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (\RF_block|r0 [6] & !\RF_block|r0 [7])) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr9~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr9~0 .lut_mask = 64'h22002200FF88FF88;
defparam \HEX_display|hex4|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \HEX_display|hex4|out_lo[4]~2 (
// Equation(s):
// \HEX_display|hex4|out_lo[4]~2_combout  = ( cycle_count[5] & ( \HEX_display|hex4|WideOr9~0_combout  & ( (!\SW[2]~input_o ) # ((!cycle_count[7] & cycle_count[4])) ) ) ) # ( !cycle_count[5] & ( \HEX_display|hex4|WideOr9~0_combout  & ( (!\SW[2]~input_o ) # 
// ((!cycle_count[6] & ((cycle_count[4]))) # (cycle_count[6] & (!cycle_count[7]))) ) ) ) # ( cycle_count[5] & ( !\HEX_display|hex4|WideOr9~0_combout  & ( (!cycle_count[7] & (cycle_count[4] & \SW[2]~input_o )) ) ) ) # ( !cycle_count[5] & ( 
// !\HEX_display|hex4|WideOr9~0_combout  & ( (\SW[2]~input_o  & ((!cycle_count[6] & ((cycle_count[4]))) # (cycle_count[6] & (!cycle_count[7])))) ) ) )

	.dataa(!cycle_count[7]),
	.datab(!cycle_count[4]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!\HEX_display|hex4|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[4]~2 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[4]~2 .lut_mask = 64'h030A0202F3FAF2F2;
defparam \HEX_display|hex4|out_lo[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N39
cyclonev_lcell_comb \HEX_display|hex4|WideOr8~0 (
// Equation(s):
// \HEX_display|hex4|WideOr8~0_combout  = ( \RF_block|r0 [4] & ( !\RF_block|r0 [7] $ (((!\RF_block|r0 [5] & \RF_block|r0 [6]))) ) ) # ( !\RF_block|r0 [4] & ( (\RF_block|r0 [5] & (!\RF_block|r0 [6] & !\RF_block|r0 [7])) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr8~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr8~0 .lut_mask = 64'h44004400DD22DD22;
defparam \HEX_display|hex4|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \HEX_display|hex4|out_lo[5]~1 (
// Equation(s):
// \HEX_display|hex4|out_lo[5]~1_combout  = ( cycle_count[5] & ( \HEX_display|hex4|WideOr8~0_combout  & ( (!\SW[2]~input_o ) # ((!cycle_count[7] & ((!cycle_count[6]) # (cycle_count[4])))) ) ) ) # ( !cycle_count[5] & ( \HEX_display|hex4|WideOr8~0_combout  & ( 
// (!\SW[2]~input_o ) # ((cycle_count[4] & (!cycle_count[7] $ (cycle_count[6])))) ) ) ) # ( cycle_count[5] & ( !\HEX_display|hex4|WideOr8~0_combout  & ( (!cycle_count[7] & (\SW[2]~input_o  & ((!cycle_count[6]) # (cycle_count[4])))) ) ) ) # ( !cycle_count[5] 
// & ( !\HEX_display|hex4|WideOr8~0_combout  & ( (cycle_count[4] & (\SW[2]~input_o  & (!cycle_count[7] $ (cycle_count[6])))) ) ) )

	.dataa(!cycle_count[7]),
	.datab(!cycle_count[4]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!\HEX_display|hex4|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[5]~1 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[5]~1 .lut_mask = 64'h02010A02F2F1FAF2;
defparam \HEX_display|hex4|out_lo[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N15
cyclonev_lcell_comb \HEX_display|hex4|WideOr7~0 (
// Equation(s):
// \HEX_display|hex4|WideOr7~0_combout  = ( \RF_block|r0 [4] & ( (!\RF_block|r0 [7] & (!\RF_block|r0 [5] $ (\RF_block|r0 [6]))) ) ) # ( !\RF_block|r0 [4] & ( (!\RF_block|r0 [5] & (!\RF_block|r0 [6] $ (\RF_block|r0 [7]))) ) )

	.dataa(!\RF_block|r0 [5]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr7~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr7~0 .lut_mask = 64'h8822882299009900;
defparam \HEX_display|hex4|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \HEX_display|hex4|out_lo[6]~0 (
// Equation(s):
// \HEX_display|hex4|out_lo[6]~0_combout  = ( cycle_count[5] & ( \HEX_display|hex4|WideOr7~0_combout  & ( (\SW[2]~input_o  & (((!cycle_count[4]) # (!cycle_count[6])) # (cycle_count[7]))) ) ) ) # ( !cycle_count[5] & ( \HEX_display|hex4|WideOr7~0_combout  & ( 
// (\SW[2]~input_o  & ((!cycle_count[7] & ((cycle_count[6]))) # (cycle_count[7] & ((!cycle_count[6]) # (cycle_count[4]))))) ) ) ) # ( cycle_count[5] & ( !\HEX_display|hex4|WideOr7~0_combout  & ( ((!cycle_count[4]) # ((!\SW[2]~input_o ) # (!cycle_count[6]))) 
// # (cycle_count[7]) ) ) ) # ( !cycle_count[5] & ( !\HEX_display|hex4|WideOr7~0_combout  & ( (!\SW[2]~input_o ) # ((!cycle_count[7] & ((cycle_count[6]))) # (cycle_count[7] & ((!cycle_count[6]) # (cycle_count[4])))) ) ) )

	.dataa(!cycle_count[7]),
	.datab(!cycle_count[4]),
	.datac(!\SW[2]~input_o ),
	.datad(!cycle_count[6]),
	.datae(!cycle_count[5]),
	.dataf(!\HEX_display|hex4|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_lo[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_lo[6]~0 .extended_lut = "off";
defparam \HEX_display|hex4|out_lo[6]~0 .lut_mask = 64'hF5FBFFFD050B0F0D;
defparam \HEX_display|hex4|out_lo[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Z~q  & ( (!\SW[4]~input_o  & (\SW[3]~input_o  & \Control|state.c4_load~DUPLICATE_q )) # (\SW[4]~input_o  & (!\SW[3]~input_o )) ) ) # ( !\Z~q  & ( (!\SW[4]~input_o  & (\SW[3]~input_o  & \Control|state.c4_load~DUPLICATE_q )) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Control|state.c4_load~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Z~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0202020246464646;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( !\SW[4]~input_o  & ( (!\SW[3]~input_o  & ((((\Control|state.c3_load~q ))))) # (\SW[3]~input_o  & ((((\Control|state.c4_load~DUPLICATE_q )) # (\Control|state.c5_ori~q )) # (\Control|state.c4_asnsh~q ))) ) ) # ( \SW[4]~input_o  & ( 
// (((\N~q  & (!\SW[3]~input_o )))) ) )

	.dataa(!\Control|state.c4_asnsh~q ),
	.datab(!\Control|state.c5_ori~q ),
	.datac(!\N~q ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\Control|state.c4_load~DUPLICATE_q ),
	.datag(!\Control|state.c3_load~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "on";
defparam \Mux6~0 .lut_mask = 64'h0F770F000FFF0F00;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Control|state.c3_shift~DUPLICATE_q  & ( \Control|state.c4_ori~DUPLICATE_q  & ( (\SW[3]~input_o  & !\SW[4]~input_o ) ) ) ) # ( !\Control|state.c3_shift~DUPLICATE_q  & ( \Control|state.c4_ori~DUPLICATE_q  & ( (\SW[3]~input_o  & 
// !\SW[4]~input_o ) ) ) ) # ( \Control|state.c3_shift~DUPLICATE_q  & ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\SW[3]~input_o  & !\SW[4]~input_o ) ) ) ) # ( !\Control|state.c3_shift~DUPLICATE_q  & ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\SW[3]~input_o  
// & (!\SW[4]~input_o  & ((\Control|state.c3_asn~DUPLICATE_q ) # (\Control|state.c4_load~DUPLICATE_q )))) ) ) )

	.dataa(!\Control|state.c4_load~DUPLICATE_q ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\Control|state.c3_asn~DUPLICATE_q ),
	.datae(!\Control|state.c3_shift~DUPLICATE_q ),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h1030303030303030;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Control|state.c1~q  & ( (!\SW[4]~input_o  & ((!\SW[3]~input_o ) # (\Control|ALUop[0]~0_combout ))) ) ) # ( !\Control|state.c1~q  & ( (!\SW[4]~input_o  & (\SW[3]~input_o  & \Control|ALUop[0]~0_combout )) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Control|ALUop[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h020202028A8A8A8A;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (!\SW[4]~input_o  & ((!\SW[3]~input_o  & (\Control|state.c3_store~q )) # (\SW[3]~input_o  & ((!\Control|Selector2~0_combout )))))

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Control|state.c3_store~q ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h2A082A082A082A08;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \SW[3]~input_o  & ( (!\SW[4]~input_o  & \Control|state.c3_shift~DUPLICATE_q ) ) ) # ( !\SW[3]~input_o  & ( (!\SW[4]~input_o  & ((\Control|state.c3_load~q ) # (\Control|state.c1~q ))) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\Control|state.c1~q ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h22AA22AA0A0A0A0A;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Control|state.c4_ori~DUPLICATE_q  & ( (!\SW[4]~input_o  & ((\SW[3]~input_o ) # (\Control|state.c1~q ))) ) ) # ( !\Control|state.c4_ori~DUPLICATE_q  & ( (\Control|state.c1~q  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h330033003F003F00;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \SW[4]~input_o  & ( (!\SW[3]~input_o  & !\Control|WideOr0~0_combout ) ) ) # ( !\SW[4]~input_o  & ( (!\SW[3]~input_o  & (\Control|Selector1~0_combout )) # (\SW[3]~input_o  & ((!\Control|WideOr4~combout ))) ) )

	.dataa(!\Control|Selector1~0_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Control|WideOr0~0_combout ),
	.datad(!\Control|WideOr4~combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h77447744C0C0C0C0;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = (!\SW[4]~input_o  & (\SW[3]~input_o  & \Control|state.c3_shift~DUPLICATE_q ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h0202020202020202;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( \Control|state.c3_asn~DUPLICATE_q  & ( (\SW[3]~input_o  & !\SW[4]~input_o ) ) ) # ( !\Control|state.c3_asn~DUPLICATE_q  & ( (\SW[3]~input_o  & (!\SW[4]~input_o  & ((\Control|state.c3_shift~DUPLICATE_q ) # 
// (\Control|state.c4_ori~DUPLICATE_q )))) ) )

	.dataa(!\Control|state.c4_ori~DUPLICATE_q ),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Control|state.c3_asn~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h070007000F000F00;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
