
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/home/emonlux/miniconda3/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: /home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv
Parsing SystemVerilog input from `/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv' to AST representation.
Storing AST representation for module `$abstract\simpleCounter'.
Storing AST representation for module `$abstract\debounceCounter'.
Successfully finished Verilog frontend.

-- Running command `tcl /home/emonlux/opt/f4pga/xc7/share/f4pga/scripts/xc7/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_bank_tiles' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_iobanks' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `getparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_property' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

2. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v' to AST representation.
Replacing existing blackbox module `\IBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:1.1-17.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\OBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:19.1-35.10.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\SYN_OBUF'.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\OBUFDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:51.1-68.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFTDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:70.1-88.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\IOBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:90.1-112.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:114.1-129.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\IOBUFDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:131.1-145.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:147.1-157.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:159.1-646.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/retarget.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/retarget.v' to AST representation.
Generating RTLIL representation for module `\FD'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

7. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleCounter'.
Generating RTLIL representation for module `\simpleCounter'.

7.1. Analyzing design hierarchy..
Top module:  \simpleCounter

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\debounceCounter'.
Generating RTLIL representation for module `\debounceCounter'.

7.3. Analyzing design hierarchy..
Top module:  \simpleCounter
Used module:     \debounceCounter

7.4. Analyzing design hierarchy..
Top module:  \simpleCounter
Used module:     \debounceCounter
Removing unused module `$abstract\debounceCounter'.
Removing unused module `$abstract\simpleCounter'.
Removed 2 unused modules.

8. Executing SYNTH_XILINX pass.

8.1. Executing PROC pass (convert processes to netlists).

8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544 in module FDRE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137$1379 in module debounceCounter.
Removed 1 dead cases from process $proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365 in module debounceCounter.
Marked 12 switch rules as full_case in process $proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365 in module debounceCounter.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42$1363 in module simpleCounter.
Removed a total of 1 dead cases.

8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 95 assignments to connections.

8.1.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
  Set init value: \Q = 1'0

8.1.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Found async reset \PRE in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Found async reset \CLR in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Found async reset \CLR in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.

8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
Creating decoders for process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
Creating decoders for process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
Creating decoders for process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
Creating decoders for process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
Creating decoders for process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
Creating decoders for process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
     1/16: $1$lookahead\mem_d$1098[63:0]$1131
     2/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1088[63:0]$1126
     3/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1087[63:0]$1125
     4/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1089[5:0]$1127
     5/16: $1$lookahead\mem_c$1097[63:0]$1130
     6/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1085[63:0]$1123
     7/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1084[63:0]$1122
     8/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1086[5:0]$1124
     9/16: $1$lookahead\mem_b$1096[63:0]$1129
    10/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1082[63:0]$1120
    11/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1081[63:0]$1119
    12/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1083[5:0]$1121
    13/16: $1$lookahead\mem_a$1095[63:0]$1128
    14/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1079[63:0]$1117
    15/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1078[63:0]$1116
    16/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1080[5:0]$1118
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
     1/16: $1$lookahead\mem_d$926[63:0]$959
     2/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$908[63:0]$954
     3/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$907[63:0]$953
     4/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$909[31:0]$955
     5/16: $1$lookahead\mem_c$925[63:0]$958
     6/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$905[63:0]$951
     7/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$904[63:0]$950
     8/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$906[31:0]$952
     9/16: $1$lookahead\mem_b$924[63:0]$957
    10/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$902[63:0]$948
    11/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$901[63:0]$947
    12/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$903[31:0]$949
    13/16: $1$lookahead\mem_a$923[63:0]$956
    14/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$899[63:0]$945
    15/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$898[63:0]$944
    16/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$900[31:0]$946
Creating decoders for process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
Creating decoders for process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
     1/4: $1$lookahead\mem$856[127:0]$865
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$851[127:0]$863
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$850[127:0]$862
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$852[6:0]$864
Creating decoders for process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
Creating decoders for process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
     1/4: $1$lookahead\mem$808[63:0]$817
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$803[63:0]$815
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$802[63:0]$814
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$804[5:0]$816
Creating decoders for process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
     1/4: $1$lookahead\mem$781[31:0]$790
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$776[31:0]$788
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$775[31:0]$787
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$777[4:0]$789
Creating decoders for process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
Creating decoders for process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
     1/4: $1$lookahead\mem$742[31:0]$751
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$737[31:0]$749
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$736[31:0]$748
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$738[4:0]$750
Creating decoders for process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
Creating decoders for process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
Creating decoders for process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
Creating decoders for process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
Creating decoders for process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
Creating decoders for process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
Creating decoders for process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
Creating decoders for process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
Creating decoders for process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
     1/1: $0\Q[0:0]
Creating decoders for process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137$1379'.
     1/1: $0\count[18:0]
Creating decoders for process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:127$1377'.
Creating decoders for process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.
     1/16: $12\ns[1:0]
     2/16: $11\ns[1:0]
     3/16: $10\ns[1:0]
     4/16: $9\ns[1:0]
     5/16: $8\ns[1:0]
     6/16: $7\ns[1:0]
     7/16: $6\ns[1:0]
     8/16: $5\ns[1:0]
     9/16: $4\ns[1:0]
    10/16: $3\ns[1:0]
    11/16: $2\ns[1:0]
    12/16: $2\clrTimer[0:0]
    13/16: $2\debounced[0:0]
    14/16: $1\ns[1:0]
    15/16: $1\clrTimer[0:0]
    16/16: $1\debounced[0:0]
Creating decoders for process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42$1363'.
     1/1: $0\led[3:0]
Creating decoders for process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37$1360'.
Creating decoders for process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35$1359'.
Creating decoders for process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31$1358'.
Creating decoders for process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29$1357'.

8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\debounceCounter.\debounced' from process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.
No latch inferred for signal `\debounceCounter.\ns' from process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.
No latch inferred for signal `\debounceCounter.\clrTimer' from process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.

8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1078' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1079' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1080' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1081' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1082' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1083' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1084' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1085' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1086' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1087' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1088' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1089' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1095' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1096' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1097' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1098' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$898' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$899' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$900' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$901' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$902' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$903' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$904' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$905' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$906' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$907' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$908' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$909' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$923' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$924' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$925' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$926' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$850' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$851' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$852' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$856' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$802' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$803' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$804' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$808' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1773' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$775' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1774' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$776' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1775' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$777' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1776' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$781' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1777' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$736' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$737' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$738' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$742' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
  created $adff cell `$procdff$1783' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
  created $adff cell `$procdff$1784' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
  created $adff cell `$procdff$1785' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
  created $adff cell `$procdff$1786' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
  created $dff cell `$procdff$1787' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
  created $dff cell `$procdff$1789' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\debounceCounter.\count' using process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137$1379'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\debounceCounter.\cs' using process `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:127$1377'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\simpleCounter.\led' using process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42$1363'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\simpleCounter.\one_shot_2' using process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37$1360'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\simpleCounter.\one_shot_1' using process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35$1359'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\simpleCounter.\f2' using process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31$1358'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\simpleCounter.\f1' using process `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29$1357'.
  created $dff cell `$procdff$1797' with positive edge clock.

8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
Removing empty process `SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
Removing empty process `SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
Removing empty process `SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
Removing empty process `SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
Removing empty process `SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
Removing empty process `SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
Removing empty process `SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
Removing empty process `SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
Removing empty process `SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
Removing empty process `RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
Removing empty process `RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
Removing empty process `RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
Removing empty process `RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
Removing empty process `RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
Removing empty process `RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
Removing empty process `RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
Removing empty process `RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
Removing empty process `FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Removing empty process `FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Removing empty process `FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Removing empty process `FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Removing empty process `FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Removing empty process `FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Removing empty process `FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
Removing empty process `FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
Removing empty process `FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
Removing empty process `FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
Removing empty process `FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
Removing empty process `FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
Removing empty process `FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
Removing empty process `FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
Removing empty process `FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
Removing empty process `FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
Found and cleaned up 1 empty switch in `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137$1379'.
Removing empty process `debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137$1379'.
Removing empty process `debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:127$1377'.
Found and cleaned up 12 empty switches in `\debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.
Removing empty process `debounceCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:0$1365'.
Found and cleaned up 2 empty switches in `\simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42$1363'.
Removing empty process `simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42$1363'.
Removing empty process `simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37$1360'.
Removing empty process `simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35$1359'.
Removing empty process `simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31$1358'.
Removing empty process `simpleCounter.$proc$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29$1357'.
Cleaned up 36 empty switches.

8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module debounceCounter.
Optimizing module simpleCounter.

8.2. Executing FLATTEN pass (flatten design).
Deleting now unused module debounceCounter.

8.3. Executing TRIBUF pass.

8.4. Executing DEMINOUT pass (demote inout ports to input or output).

8.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 3 unused cells and 71 unused wires.

8.7. Executing CHECK pass (checking for obvious problems).
Checking module simpleCounter...
Found and reported 0 problems.

8.8. Executing OPT pass (performing simple optimizations).

8.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 20 cells.

8.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1574.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1580.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1582.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1585.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1590.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1593.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1597.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1600.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1602.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1605.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1611.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1614.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1622.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1625.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1627.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1630.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1638.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1640.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1643.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1650.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1653.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1659.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1662.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1664.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1667.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1675.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1678.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1686.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1694.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1566.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1569.
    dead port 2/2 on $mux $flatten\my_debounceCounter.$procmux$1571.
    dead port 1/2 on $mux $flatten\my_debounceCounter.$procmux$1702.
Removed 33 multiplexer ports.

8.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
    New ctrl vector for $pmux cell $flatten\my_debounceCounter.$procmux$1688: { $auto$opt_reduce.cc:134:opt_pmux$1801 $auto$opt_reduce.cc:134:opt_pmux$1799 }
    New ctrl vector for $pmux cell $flatten\my_debounceCounter.$procmux$1696: { $auto$opt_reduce.cc:134:opt_pmux$1805 $auto$opt_reduce.cc:134:opt_pmux$1803 }
  Optimizing cells in module \simpleCounter.
Performed a total of 2 changes.

8.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 0 unused cells and 53 unused wires.

8.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
Performed a total of 0 changes.

8.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.8.13. Executing OPT_DFF pass (perform DFF optimizations).

8.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.8.16. Finished OPT passes. (There is nothing left to do.)

8.9. Executing FSM pass (extract and optimize FSM).

8.9.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register simpleCounter.my_debounceCounter.cs.

8.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\my_debounceCounter.cs' from module `\simpleCounter'.
  found $dff cell for state register: $flatten\my_debounceCounter.$procdff$1792
  root of input selection tree: \my_debounceCounter.ns
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \btnu
  found ctrl input: $flatten\my_debounceCounter.$procmux$1572_CMP
  found ctrl input: $flatten\my_debounceCounter.$procmux$1603_CMP
  found ctrl input: $flatten\my_debounceCounter.$procmux$1628_CMP
  found ctrl input: $flatten\my_debounceCounter.$procmux$1665_CMP
  found ctrl input: \f2
  found ctrl input: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:116$1373_Y
  found ctrl input: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:118$1376_Y
  found state code: 2'11
  found state code: 2'00
  found state code: 2'10
  found ctrl input: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:94$1368_Y
  found ctrl input: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:96$1370_Y
  found state code: 2'01
  found ctrl output: $flatten\my_debounceCounter.$procmux$1665_CMP
  found ctrl output: $flatten\my_debounceCounter.$procmux$1628_CMP
  found ctrl output: $flatten\my_debounceCounter.$procmux$1603_CMP
  found ctrl output: $flatten\my_debounceCounter.$procmux$1572_CMP
  ctrl inputs: { $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:94$1368_Y $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:96$1370_Y $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:116$1373_Y $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:118$1376_Y \f2 \btnu }
  ctrl outputs: { \my_debounceCounter.ns $flatten\my_debounceCounter.$procmux$1572_CMP $flatten\my_debounceCounter.$procmux$1603_CMP $flatten\my_debounceCounter.$procmux$1628_CMP $flatten\my_debounceCounter.$procmux$1665_CMP }
  transition:       2'00 6'----00 ->       2'00 6'000001
  transition:       2'00 6'----10 ->       2'01 6'010001
  transition:       2'00 6'-----1 ->       2'00 6'000001
  transition:       2'10 6'----00 ->       2'11 6'110100
  transition:       2'10 6'----10 ->       2'10 6'100100
  transition:       2'10 6'-----1 ->       2'00 6'000100
  transition:       2'01 6'----00 ->       2'00 6'000010
  transition:       2'01 6'00--10 -> INVALID_STATE(2'0x) 6'0x0010  <ignored invalid transition!>
  transition:       2'01 6'01--10 ->       2'01 6'010010
  transition:       2'01 6'1---10 ->       2'10 6'100010
  transition:       2'01 6'-----1 ->       2'00 6'000010
  transition:       2'11 6'--0000 -> INVALID_STATE(2'0x) 6'0x1000  <ignored invalid transition!>
  transition:       2'11 6'--0100 ->       2'11 6'111000
  transition:       2'11 6'--1-00 ->       2'00 6'001000
  transition:       2'11 6'----10 ->       2'10 6'101000
  transition:       2'11 6'-----1 ->       2'00 6'001000

8.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\my_debounceCounter.cs$1806' from module `\simpleCounter'.

8.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 15 unused cells and 15 unused wires.

8.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\my_debounceCounter.cs$1806' from module `\simpleCounter'.
  Removing unused output signal \my_debounceCounter.ns [0].
  Removing unused output signal \my_debounceCounter.ns [1].

8.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\my_debounceCounter.cs$1806' from module `\simpleCounter' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

8.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\my_debounceCounter.cs$1806' from module `simpleCounter':
-------------------------------------

  Information on FSM $fsm$\my_debounceCounter.cs$1806 (\my_debounceCounter.cs):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \btnu
    1: \f2
    2: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:118$1376_Y
    3: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:116$1373_Y
    4: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:96$1370_Y
    5: $flatten\my_debounceCounter.$logic_and$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:94$1368_Y

  Output signals:
    0: $flatten\my_debounceCounter.$procmux$1665_CMP
    1: $flatten\my_debounceCounter.$procmux$1628_CMP
    2: $flatten\my_debounceCounter.$procmux$1603_CMP
    3: $flatten\my_debounceCounter.$procmux$1572_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'----00   ->     0 4'0001
      1:     0 6'-----1   ->     0 4'0001
      2:     0 6'----10   ->     2 4'0001
      3:     1 6'-----1   ->     0 4'0100
      4:     1 6'----10   ->     1 4'0100
      5:     1 6'----00   ->     3 4'0100
      6:     2 6'----00   ->     0 4'0010
      7:     2 6'-----1   ->     0 4'0010
      8:     2 6'1---10   ->     1 4'0010
      9:     2 6'01--10   ->     2 4'0010
     10:     3 6'--1-00   ->     0 4'1000
     11:     3 6'-----1   ->     0 4'1000
     12:     3 6'----10   ->     1 4'1000
     13:     3 6'--0100   ->     3 4'1000

-------------------------------------

8.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\my_debounceCounter.cs$1806' from module `\simpleCounter'.

8.10. Executing OPT pass (performing simple optimizations).

8.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 4 cells.

8.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
Performed a total of 0 changes.

8.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1795 ($dff) from module simpleCounter (D = $flatten\my_debounceCounter.$2\debounced[0:0], Q = \one_shot_1, rval = 1'0).
Adding SRST signal on $procdff$1793 ($dff) from module simpleCounter (D = $procmux$1713_Y, Q = \led, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1859 ($sdff) from module simpleCounter (D = $add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364_Y [3:0], Q = \led).
Adding SRST signal on $flatten\my_debounceCounter.$procdff$1791 ($dff) from module simpleCounter (D = $flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380_Y [18:0], Q = \my_debounceCounter.count, rval = 19'0000000000000000000).

8.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 4 unused cells and 17 unused wires.

8.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.10.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
Performed a total of 0 changes.

8.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.10.13. Executing OPT_DFF pass (perform DFF optimizations).

8.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.10.16. Finished OPT passes. (There is nothing left to do.)

8.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell simpleCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364 ($add).
Removed top 28 bits (of 32) from port Y of cell simpleCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364 ($add).
Removed top 1 bits (of 4) from port B of cell simpleCounter.$auto$fsm_map.cc:77:implement_pattern_cache$1850 ($eq).
Removed top 1 bits (of 4) from port B of cell simpleCounter.$auto$fsm_map.cc:77:implement_pattern_cache$1841 ($eq).
Removed top 31 bits (of 32) from port B of cell simpleCounter.$flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380 ($add).
Removed top 13 bits (of 32) from port Y of cell simpleCounter.$flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380 ($add).
Removed top 28 bits (of 32) from wire simpleCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364_Y.
Removed top 13 bits (of 32) from wire simpleCounter.$flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380_Y.

8.12. Executing PEEPOPT pass (run peephole optimizers).

8.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 0 unused cells and 2 unused wires.

8.14. Executing TECHMAP pass (map to technology primitives).

8.14.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.14.2. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

8.14.3. Continuing TECHMAP pass.
No more expansions possible.

8.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module simpleCounter:
  creating $macc model for $add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364 ($add).
  creating $macc model for $flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380 ($add).
  creating $alu model for $macc $flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380.
  creating $alu model for $macc $add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364.
  creating $alu cell for $add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:46$1364: $auto$alumacc.cc:485:replace_alu$1866
  creating $alu cell for $flatten\my_debounceCounter.$add$/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:141$1380: $auto$alumacc.cc:485:replace_alu$1869
  created 2 $alu and 0 $macc cells.

8.16. Executing SHARE pass (SAT-based resource sharing).

8.17. Executing OPT pass (performing simple optimizations).

8.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
Performed a total of 0 changes.

8.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.17.6. Executing OPT_DFF pass (perform DFF optimizations).

8.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.17.9. Finished OPT passes. (There is nothing left to do.)

8.18. Executing MEMORY pass.

8.18.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.18.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.18.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.18.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.18.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.18.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.18.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.18.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.18.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.20. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.21. Executing TECHMAP pass (map to technology primitives).

8.21.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

8.21.2. Continuing TECHMAP pass.
No more expansions possible.

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

8.22.2. Continuing TECHMAP pass.
No more expansions possible.

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.23.3. Executing OPT_DFF pass (perform DFF optimizations).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 1 unused cells and 2 unused wires.

8.23.5. Finished fast OPT passes.

8.24. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.25. Executing OPT pass (performing simple optimizations).

8.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simpleCounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simpleCounter.
Performed a total of 0 changes.

8.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 0 cells.

8.25.6. Executing OPT_SHARE pass.

8.25.7. Executing OPT_DFF pass (perform DFF optimizations).

8.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..

8.25.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.25.10. Finished OPT passes. (There is nothing left to do.)

8.26. Executing TECHMAP pass (map to technology primitives).

8.26.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.26.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.

8.27. Executing OPT pass (performing simple optimizations).

8.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simpleCounter'.
Removed a total of 20 cells.

8.27.3. Executing OPT_DFF pass (perform DFF optimizations).

8.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 14 unused cells and 130 unused wires.

8.27.5. Finished fast OPT passes.

8.28. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port simpleCounter.btnc using IBUF.
Mapping port simpleCounter.btnu using IBUF.
Mapping port simpleCounter.clk using IBUF.
Mapping port simpleCounter.led using OBUF.

8.29. Executing TECHMAP pass (map to technology primitives).

8.29.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.29.2. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

8.29.3. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 3 unused wires.

8.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

8.32. Executing ABC pass (technology mapping using ABC).

8.32.1. Extracting gate netlist of module `\simpleCounter' to `<abc-temp-dir>/input.blif'..
Extracted 126 gates and 158 wires to a netlist network with 31 inputs and 30 outputs.

8.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       44
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       30
Removing temp directory.
Removed 0 unused cells and 121 unused wires.

8.33. Executing TECHMAP pass (map to technology primitives).

8.33.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

8.33.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.

8.34. Executing TECHMAP pass (map to technology primitives).

8.34.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.34.2. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

8.34.3. Continuing TECHMAP pass.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$f4924a540c4ea4d43cb1bf2a5fe4c3ffa35ac3f1\$lut for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$2b50782fe8e2b235b61b0fb58b3875dc470739c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
No more expansions possible.

8.35. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in simpleCounter.
  Merging D + R LUTs for $auto$ff.cc:262:slice$2306/my_debounceCounter.count (2 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:262:slice$2296/$auto$alumacc.cc:485:replace_alu$1866.CO (1 -> 3)
  Merging D + CE LUTs for $auto$ff.cc:262:slice$2297/$auto$alumacc.cc:485:replace_alu$1866.X (2 -> 4)
  Merging D + CE LUTs for $auto$ff.cc:262:slice$2298/$auto$alumacc.cc:485:replace_alu$1866.X (2 -> 4)
  Merging D + CE LUTs for $auto$ff.cc:262:slice$2299/$auto$alumacc.cc:485:replace_alu$1866.X (3 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2302/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2303/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2307/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2308/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2309/my_debounceCounter.count (3 -> 6)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2312/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2313/my_debounceCounter.count (3 -> 6)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2317/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2318/my_debounceCounter.count (2 -> 5)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2319/my_debounceCounter.count (3 -> 6)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2301/my_debounceCounter.count (1 -> 4)
  Merging D + R LUTs for $auto$ff.cc:262:slice$2304/my_debounceCounter.count (3 -> 6)

8.36. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in simpleCounter.
Removed 18 unused cells and 280 unused wires.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \simpleCounter

9.2. Analyzing design hierarchy..
Top module:  \simpleCounter
Removed 0 unused modules.
## Clock
set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports { clk }];
create_clock -period 10.00 [get_ports { clk }];

## Buttons
set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { btnc }];
set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { btnu }];

## LEDs
set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { led[0] }];
set_property -dict { PACKAGE_PIN E19   IOSTANDARD LVCMOS33 } [get_ports { led[1] }];
set_property -dict { PACKAGE_PIN U19   IOSTANDARD LVCMOS33 } [get_ports { led[2] }];
set_property -dict { PACKAGE_PIN V19   IOSTANDARD LVCMOS33 } [get_ports { led[3] }];

## Configuration options, use for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

Setting parameter \IO_LOC_PAIRS to value clk:W5 on cell $iopadmap$simpleCounter.clk 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.clk 

Setting parameter \IO_LOC_PAIRS to value btnc:U18 on cell $iopadmap$simpleCounter.btnc 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.btnc 

Setting parameter \IO_LOC_PAIRS to value btnu:T18 on cell $iopadmap$simpleCounter.btnu 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.btnu 

Setting parameter \IO_LOC_PAIRS to value led[0]:U16 on cell $iopadmap$simpleCounter.led 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.led 

Setting parameter \IO_LOC_PAIRS to value led[1]:E19 on cell $iopadmap$simpleCounter.led_1 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.led_1 

Setting parameter \IO_LOC_PAIRS to value led[2]:U19 on cell $iopadmap$simpleCounter.led_2 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.led_2 

Setting parameter \IO_LOC_PAIRS to value led[3]:V19 on cell $iopadmap$simpleCounter.led_3 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$simpleCounter.led_3 

Warning: set_property: CONFIG_VOLTAGE option is currently not supported
Warning: set_property: CFGBVS option is currently not supported
Perform clock propagation
Warning: Selection is empty
Warning: Selection is empty

Writing out clock constraints file(SDC)

10. Executing Verilog backend.

10.1. Executing BMUXMAP pass.

10.2. Executing DEMUXMAP pass.
Dumping module `\simpleCounter'.

11. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\CE_VCC'.
Generating RTLIL representation for module `\SR_GND'.
Replacing existing blackbox module `\SYN_OBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:12.1-14.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:16.1-18.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Generating RTLIL representation for module `\FDRE_ZINI'.
Generating RTLIL representation for module `\FDSE_ZINI'.
Generating RTLIL representation for module `\FDCE_ZINI'.
Generating RTLIL representation for module `\FDPE_ZINI'.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Generating RTLIL representation for module `\CARRY_COUT_PLUG'.
Generating RTLIL representation for module `\CARRY4_VPR'.
Generating RTLIL representation for module `\DPRAM64_for_RAM128X1D'.
Generating RTLIL representation for module `\DPRAM64'.
Generating RTLIL representation for module `\DPRAM32'.
Generating RTLIL representation for module `\SPRAM32'.
Generating RTLIL representation for module `\DI64_STUB'.
Generating RTLIL representation for module `\DRAM_2_OUTPUT_STUB'.
Generating RTLIL representation for module `\DRAM_4_OUTPUT_STUB'.
Generating RTLIL representation for module `\DRAM_8_OUTPUT_STUB'.
Generating RTLIL representation for module `\RAMB18E1_VPR'.
Generating RTLIL representation for module `\RAMB36E1_PRIM'.
Generating RTLIL representation for module `\SRLC32E_VPR'.
Generating RTLIL representation for module `\SRLC16E_VPR'.
Generating RTLIL representation for module `\IBUF_VPR'.
Generating RTLIL representation for module `\OBUFT_VPR'.
Generating RTLIL representation for module `\IOBUF_VPR'.
Generating RTLIL representation for module `\OBUFTDS_M_VPR'.
Generating RTLIL representation for module `\OBUFTDS_S_VPR'.
Generating RTLIL representation for module `\IOBUFDS_M_VPR'.
Generating RTLIL representation for module `\IOBUFDS_S_VPR'.
Generating RTLIL representation for module `\T_INV'.
Generating RTLIL representation for module `\OSERDESE2_VPR'.
Generating RTLIL representation for module `\ISERDESE2_IDELAY_VPR'.
Generating RTLIL representation for module `\ISERDESE2_NO_IDELAY_VPR'.
Generating RTLIL representation for module `\IDDR_VPR'.
Generating RTLIL representation for module `\ODDR_VPR'.
Generating RTLIL representation for module `\IDELAYE2_VPR'.
Generating RTLIL representation for module `\BUFGCTRL_VPR'.
Generating RTLIL representation for module `\BUFHCE_VPR'.
Generating RTLIL representation for module `\PLLE2_ADV_VPR'.
Generating RTLIL representation for module `\MMCME2_ADV_VPR'.
Generating RTLIL representation for module `\PS7_VPR'.
Generating RTLIL representation for module `\BANK'.
Generating RTLIL representation for module `\IPAD_GTP_VPR'.
Generating RTLIL representation for module `\OPAD_GTP_VPR'.
Generating RTLIL representation for module `\IBUFDS_GTE2_VPR'.
Generating RTLIL representation for module `\GTPE2_COMMON_VPR'.
Generating RTLIL representation for module `\GTPE2_CHANNEL_VPR'.
Generating RTLIL representation for module `\PCIE_2_1_VPR'.
Successfully finished Verilog frontend.

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v' to AST representation.
Generating RTLIL representation for module `\CARRY4'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.

13. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

15. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

16. Executing PROC_INIT pass (extract init attributes).

17. Executing PROC_ARST pass (detect async resets in processes).

18. Executing PROC_MUX pass (convert decision trees to multiplexers).

19. Executing PROC_DLATCH pass (convert process syncs to latches).

20. Executing PROC_DFF pass (convert process syncs to FFs).

21. Executing PROC_MEMWR pass (convert process memory writes to cells).

22. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

23. Executing JSON backend.

24. Executing JSON frontend.
Importing module simpleCounter from JSON tree.
Importing module XORCY from JSON tree.
Importing module XADC from JSON tree.
Importing module VCU from JSON tree.
Importing module VCC from JSON tree.
Importing module USR_ACCESS_VIRTEX6 from JSON tree.
Importing module USR_ACCESS_VIRTEX5 from JSON tree.
Importing module USR_ACCESS_VIRTEX4 from JSON tree.
Importing module USR_ACCESSE2 from JSON tree.
Importing module URAM288_BASE from JSON tree.
Importing module URAM288 from JSON tree.
Importing module T_INV from JSON tree.
Importing module TX_BITSLICE_TRI from JSON tree.
Importing module TX_BITSLICE from JSON tree.
Importing module TEMAC_SINGLE from JSON tree.
Importing module TEMAC from JSON tree.
Importing module SYSMONE4 from JSON tree.
Importing module SYSMONE1 from JSON tree.
Importing module SYSMON from JSON tree.
Importing module SYN_OBUF from JSON tree.
Importing module SYN_IBUF from JSON tree.
Importing module SUSPEND_SYNC from JSON tree.
Importing module STARTUP_VIRTEX6 from JSON tree.
Importing module STARTUP_VIRTEX5 from JSON tree.
Importing module STARTUP_VIRTEX4 from JSON tree.
Importing module STARTUP_SPARTAN6 from JSON tree.
Importing module STARTUP_SPARTAN3E from JSON tree.
Importing module STARTUP_SPARTAN3A from JSON tree.
Importing module STARTUP_SPARTAN3 from JSON tree.
Importing module STARTUPE3 from JSON tree.
Importing module STARTUPE2 from JSON tree.
Importing module SR_GND from JSON tree.
Importing module SRLC32E_VPR from JSON tree.
Importing module SRLC32E from JSON tree.
Importing module SRLC16E_VPR from JSON tree.
Importing module SRLC16E from JSON tree.
Importing module SRLC16 from JSON tree.
Importing module SRL16E from JSON tree.
Importing module SRL16 from JSON tree.
Importing module SPRAM32 from JSON tree.
Importing module SPI_ACCESS from JSON tree.
Importing module RX_BITSLICE from JSON tree.
Importing module RXTX_BITSLICE from JSON tree.
Importing module ROM64X1 from JSON tree.
Importing module ROM32X1 from JSON tree.
Importing module ROM256X1 from JSON tree.
Importing module ROM16X1 from JSON tree.
Importing module ROM128X1 from JSON tree.
Importing module RIU_OR from JSON tree.
Importing module RFDAC from JSON tree.
Importing module RFADC from JSON tree.
Importing module RAMB8BWER from JSON tree.
Importing module RAMB4_S8_S8 from JSON tree.
Importing module RAMB4_S8_S16 from JSON tree.
Importing module RAMB4_S8 from JSON tree.
Importing module RAMB4_S4_S8 from JSON tree.
Importing module RAMB4_S4_S4 from JSON tree.
Importing module RAMB4_S4_S16 from JSON tree.
Importing module RAMB4_S4 from JSON tree.
Importing module RAMB4_S2_S8 from JSON tree.
Importing module RAMB4_S2_S4 from JSON tree.
Importing module RAMB4_S2_S2 from JSON tree.
Importing module RAMB4_S2_S16 from JSON tree.
Importing module RAMB4_S2 from JSON tree.
Importing module RAMB4_S1_S8 from JSON tree.
Importing module RAMB4_S1_S4 from JSON tree.
Importing module RAMB4_S1_S2 from JSON tree.
Importing module RAMB4_S1_S16 from JSON tree.
Importing module RAMB4_S1_S1 from JSON tree.
Importing module RAMB4_S16_S16 from JSON tree.
Importing module RAMB4_S16 from JSON tree.
Importing module RAMB4_S1 from JSON tree.
Importing module RAMB36SDP from JSON tree.
Importing module RAMB36E2 from JSON tree.
Importing module RAMB36E1_PRIM from JSON tree.
Importing module RAMB36E1 from JSON tree.
Importing module RAMB36 from JSON tree.
Importing module RAMB32_S64_ECC from JSON tree.
Importing module RAMB18SDP from JSON tree.
Importing module RAMB18E2 from JSON tree.
Importing module RAMB18E1_VPR from JSON tree.
Importing module RAMB18E1 from JSON tree.
Importing module RAMB18 from JSON tree.
Importing module RAMB16_S9_S9 from JSON tree.
Importing module RAMB16_S9_S36 from JSON tree.
Importing module RAMB16_S9_S18 from JSON tree.
Importing module RAMB16_S9 from JSON tree.
Importing module RAMB16_S4_S9 from JSON tree.
Importing module RAMB16_S4_S4 from JSON tree.
Importing module RAMB16_S4_S36 from JSON tree.
Importing module RAMB16_S4_S18 from JSON tree.
Importing module RAMB16_S4 from JSON tree.
Importing module RAMB16_S36_S36 from JSON tree.
Importing module RAMB16_S36 from JSON tree.
Importing module RAMB16_S2_S9 from JSON tree.
Importing module RAMB16_S2_S4 from JSON tree.
Importing module RAMB16_S2_S36 from JSON tree.
Importing module RAMB16_S2_S2 from JSON tree.
Importing module RAMB16_S2_S18 from JSON tree.
Importing module RAMB16_S2 from JSON tree.
Importing module RAMB16_S1_S9 from JSON tree.
Importing module RAMB16_S1_S4 from JSON tree.
Importing module RAMB16_S1_S36 from JSON tree.
Importing module RAMB16_S1_S2 from JSON tree.
Importing module RAMB16_S1_S18 from JSON tree.
Importing module RAMB16_S1_S1 from JSON tree.
Importing module RAMB16_S18_S36 from JSON tree.
Importing module RAMB16_S18_S18 from JSON tree.
Importing module RAMB16_S18 from JSON tree.
Importing module RAMB16_S1 from JSON tree.
Importing module RAMB16BWE_S36_S9 from JSON tree.
Importing module RAMB16BWE_S36_S36 from JSON tree.
Importing module RAMB16BWE_S36_S18 from JSON tree.
Importing module RAMB16BWE_S36 from JSON tree.
Importing module RAMB16BWE_S18_S9 from JSON tree.
Importing module RAMB16BWE_S18_S18 from JSON tree.
Importing module RAMB16BWE_S18 from JSON tree.
Importing module RAMB16BWER from JSON tree.
Importing module RAMB16 from JSON tree.
Importing module RAM64X8SW from JSON tree.
Importing module RAM64X2S from JSON tree.
Importing module RAM64X1S_1 from JSON tree.
Importing module RAM64X1S from JSON tree.
Importing module RAM64X1D_1 from JSON tree.
Importing module RAM64X1D from JSON tree.
Importing module RAM64M8 from JSON tree.
Importing module RAM64M from JSON tree.
Importing module RAM512X1S from JSON tree.
Importing module RAM32X8S from JSON tree.
Importing module RAM32X4S from JSON tree.
Importing module RAM32X2S from JSON tree.
Importing module RAM32X1S_1 from JSON tree.
Importing module RAM32X1S from JSON tree.
Importing module RAM32X1D_1 from JSON tree.
Importing module RAM32X1D from JSON tree.
Importing module RAM32X16DR8 from JSON tree.
Importing module RAM32M16 from JSON tree.
Importing module RAM32M from JSON tree.
Importing module RAM256X1S from JSON tree.
Importing module RAM256X1D from JSON tree.
Importing module RAM16X8S from JSON tree.
Importing module RAM16X4S from JSON tree.
Importing module RAM16X2S from JSON tree.
Importing module RAM16X1S_1 from JSON tree.
Importing module RAM16X1S from JSON tree.
Importing module RAM16X1D_1 from JSON tree.
Importing module RAM16X1D from JSON tree.
Importing module RAM128X1S_1 from JSON tree.
Importing module RAM128X1S from JSON tree.
Importing module RAM128X1D from JSON tree.
Importing module PULLUP from JSON tree.
Importing module PULLDOWN from JSON tree.
Importing module PS8 from JSON tree.
Importing module PS7_VPR from JSON tree.
Importing module PS7 from JSON tree.
Importing module PPC440 from JSON tree.
Importing module PPC405_ADV from JSON tree.
Importing module POST_CRC_INTERNAL from JSON tree.
Importing module PMCD from JSON tree.
Importing module PLL_BASE from JSON tree.
Importing module PLL_ADV from JSON tree.
Importing module PLLE4_BASE from JSON tree.
Importing module PLLE4_ADV from JSON tree.
Importing module PLLE3_BASE from JSON tree.
Importing module PLLE3_ADV from JSON tree.
Importing module PLLE2_BASE from JSON tree.
Importing module PLLE2_ADV_VPR from JSON tree.
Importing module PLLE2_ADV from JSON tree.
Importing module PHY_CONTROL from JSON tree.
Importing module PHASER_REF from JSON tree.
Importing module PHASER_OUT_PHY from JSON tree.
Importing module PHASER_OUT from JSON tree.
Importing module PHASER_IN_PHY from JSON tree.
Importing module PHASER_IN from JSON tree.
Importing module PCIE_EP from JSON tree.
Importing module PCIE_A1 from JSON tree.
Importing module PCIE_3_1 from JSON tree.
Importing module PCIE_3_0 from JSON tree.
Importing module PCIE_2_1_VPR from JSON tree.
Importing module PCIE_2_1 from JSON tree.
Importing module PCIE_2_0 from JSON tree.
Importing module PCIE4CE4 from JSON tree.
Importing module PCIE40E4 from JSON tree.
Importing module OUT_FIFO from JSON tree.
Importing module OSERDESE3 from JSON tree.
Importing module OSERDESE2_VPR from JSON tree.
Importing module OSERDESE2 from JSON tree.
Importing module OSERDESE1 from JSON tree.
Importing module OSERDES2 from JSON tree.
Importing module OSERDES from JSON tree.
Importing module ORCY from JSON tree.
Importing module OR2L from JSON tree.
Importing module OPAD_GTP_VPR from JSON tree.
Importing module OFDDRTRSE from JSON tree.
Importing module OFDDRTCPE from JSON tree.
Importing module OFDDRRSE from JSON tree.
Importing module OFDDRCPE from JSON tree.
Importing module ODELAYE3 from JSON tree.
Importing module ODELAYE2 from JSON tree.
Importing module ODDR_VPR from JSON tree.
Importing module ODDRE1 from JSON tree.
Importing module ODDR2 from JSON tree.
Importing module ODDR from JSON tree.
Importing module OBUFT_VPR from JSON tree.
Importing module OBUFTDS_S_VPR from JSON tree.
Importing module OBUFTDS_M_VPR from JSON tree.
Importing module OBUFTDS from JSON tree.
Importing module OBUFT from JSON tree.
Importing module OBUFDS_GTM_ADV from JSON tree.
Importing module OBUFDS_GTM from JSON tree.
Importing module OBUFDS_GTE4_ADV from JSON tree.
Importing module OBUFDS_GTE4 from JSON tree.
Importing module OBUFDS_GTE3_ADV from JSON tree.
Importing module OBUFDS_GTE3 from JSON tree.
Importing module OBUFDS_DPHY from JSON tree.
Importing module OBUFDS from JSON tree.
Importing module OBUF from JSON tree.
Importing module MUXF9 from JSON tree.
Importing module MUXF8 from JSON tree.
Importing module MUXF7 from JSON tree.
Importing module MUXF6 from JSON tree.
Importing module MUXF5 from JSON tree.
Importing module MUXCY from JSON tree.
Importing module MULT_AND from JSON tree.
Importing module MULT18X18SIO from JSON tree.
Importing module MULT18X18S from JSON tree.
Importing module MULT18X18 from JSON tree.
Importing module MMCM_BASE from JSON tree.
Importing module MMCM_ADV from JSON tree.
Importing module MMCME4_BASE from JSON tree.
Importing module MMCME4_ADV from JSON tree.
Importing module MMCME3_BASE from JSON tree.
Importing module MMCME3_ADV from JSON tree.
Importing module MMCME2_BASE from JSON tree.
Importing module MMCME2_ADV_VPR from JSON tree.
Importing module MMCME2_ADV from JSON tree.
Importing module MCB from JSON tree.
Importing module MASTER_JTAG from JSON tree.
Importing module LUT6_2 from JSON tree.
Importing module LUT6 from JSON tree.
Importing module LUT5 from JSON tree.
Importing module LUT4 from JSON tree.
Importing module LUT3 from JSON tree.
Importing module LUT2 from JSON tree.
Importing module LUT1 from JSON tree.
Importing module LDPE from JSON tree.
Importing module LDCPE from JSON tree.
Importing module LDCE from JSON tree.
Importing module KEY_CLEAR from JSON tree.
Importing module KEEPER from JSON tree.
Importing module ISERDES_NODELAY from JSON tree.
Importing module ISERDESE3 from JSON tree.
Importing module ISERDESE2_NO_IDELAY_VPR from JSON tree.
Importing module ISERDESE2_IDELAY_VPR from JSON tree.
Importing module ISERDESE2 from JSON tree.
Importing module ISERDESE1 from JSON tree.
Importing module ISERDES2 from JSON tree.
Importing module ISERDES from JSON tree.
Importing module IPAD_GTP_VPR from JSON tree.
Importing module IODRP2_MCB from JSON tree.
Importing module IODRP2 from JSON tree.
Importing module IODELAYE1 from JSON tree.
Importing module IODELAY2 from JSON tree.
Importing module IODELAY from JSON tree.
Importing module IOBUF_VPR from JSON tree.
Importing module IOBUF_INTERMDISABLE from JSON tree.
Importing module IOBUF_DCIEN from JSON tree.
Importing module IOBUFE3 from JSON tree.
Importing module IOBUFDS_S_VPR from JSON tree.
Importing module IOBUFDS_M_VPR from JSON tree.
Importing module IOBUFDS_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_DCIEN from JSON tree.
Importing module IOBUFDS_DIFF_OUT from JSON tree.
Importing module IOBUFDS_DCIEN from JSON tree.
Importing module IOBUFDSE3 from JSON tree.
Importing module IOBUFDS from JSON tree.
Importing module IOBUF from JSON tree.
Importing module IN_FIFO from JSON tree.
Importing module INV from JSON tree.
Importing module ILKNE4 from JSON tree.
Importing module ILKN from JSON tree.
Importing module IFDDRRSE from JSON tree.
Importing module IFDDRCPE from JSON tree.
Importing module IDELAYE3 from JSON tree.
Importing module IDELAYE2_VPR from JSON tree.
Importing module IDELAYE2 from JSON tree.
Importing module IDELAYCTRL from JSON tree.
Importing module IDELAY from JSON tree.
Importing module IDDR_VPR from JSON tree.
Importing module IDDR_2CLK from JSON tree.
Importing module IDDRE1 from JSON tree.
Importing module IDDR2 from JSON tree.
Importing module IDDR from JSON tree.
Importing module ICAP_VIRTEX6 from JSON tree.
Importing module ICAP_VIRTEX5 from JSON tree.
Importing module ICAP_VIRTEX4 from JSON tree.
Importing module ICAP_SPARTAN6 from JSON tree.
Importing module ICAP_SPARTAN3A from JSON tree.
Importing module ICAPE3 from JSON tree.
Importing module ICAPE2 from JSON tree.
Importing module IBUF_VPR from JSON tree.
Importing module IBUF_INTERMDISABLE from JSON tree.
Importing module IBUF_IBUFDISABLE from JSON tree.
Importing module IBUF_DLY_ADJ from JSON tree.
Importing module IBUF_ANALOG from JSON tree.
Importing module IBUFGDS_DIFF_OUT from JSON tree.
Importing module IBUFGDS from JSON tree.
Importing module IBUFG from JSON tree.
Importing module IBUFE3 from JSON tree.
Importing module IBUFDS_INTERMDISABLE from JSON tree.
Importing module IBUFDS_IBUFDISABLE from JSON tree.
Importing module IBUFDS_GTXE1 from JSON tree.
Importing module IBUFDS_GTM from JSON tree.
Importing module IBUFDS_GTHE1 from JSON tree.
Importing module IBUFDS_GTE4 from JSON tree.
Importing module IBUFDS_GTE3 from JSON tree.
Importing module IBUFDS_GTE2_VPR from JSON tree.
Importing module IBUFDS_GTE2 from JSON tree.
Importing module IBUFDS_DPHY from JSON tree.
Importing module IBUFDS_DLY_ADJ from JSON tree.
Importing module IBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT_IBUFDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT from JSON tree.
Importing module IBUFDSE3 from JSON tree.
Importing module IBUFDS from JSON tree.
Importing module IBUF from JSON tree.
Importing module HSDAC from JSON tree.
Importing module HSADC from JSON tree.
Importing module HPIO_VREF from JSON tree.
Importing module HBM_TWO_STACK_INTF from JSON tree.
Importing module HBM_SNGLBLI_INTF_AXI from JSON tree.
Importing module HBM_SNGLBLI_INTF_APB from JSON tree.
Importing module HBM_REF_CLK from JSON tree.
Importing module HBM_ONE_STACK_INTF from JSON tree.
Importing module HARD_SYNC from JSON tree.
Importing module GTYE4_COMMON from JSON tree.
Importing module GTYE4_CHANNEL from JSON tree.
Importing module GTYE3_COMMON from JSON tree.
Importing module GTYE3_CHANNEL from JSON tree.
Importing module GTX_DUAL from JSON tree.
Importing module GTXE2_COMMON from JSON tree.
Importing module GTXE2_CHANNEL from JSON tree.
Importing module GTXE1 from JSON tree.
Importing module GTP_DUAL from JSON tree.
Importing module GTPE2_COMMON_VPR from JSON tree.
Importing module GTPE2_COMMON from JSON tree.
Importing module GTPE2_CHANNEL_VPR from JSON tree.
Importing module GTPE2_CHANNEL from JSON tree.
Importing module GTPA1_DUAL from JSON tree.
Importing module GTM_DUAL from JSON tree.
Importing module GTHE4_COMMON from JSON tree.
Importing module GTHE4_CHANNEL from JSON tree.
Importing module GTHE3_COMMON from JSON tree.
Importing module GTHE3_CHANNEL from JSON tree.
Importing module GTHE2_COMMON from JSON tree.
Importing module GTHE2_CHANNEL from JSON tree.
Importing module GTHE1_QUAD from JSON tree.
Importing module GT11_DUAL from JSON tree.
Importing module GT11_CUSTOM from JSON tree.
Importing module GT11CLK_MGT from JSON tree.
Importing module GT11CLK from JSON tree.
Importing module GND from JSON tree.
Importing module FRAME_ECC_VIRTEX6 from JSON tree.
Importing module FRAME_ECC_VIRTEX5 from JSON tree.
Importing module FRAME_ECC_VIRTEX4 from JSON tree.
Importing module FRAME_ECCE4 from JSON tree.
Importing module FRAME_ECCE3 from JSON tree.
Importing module FRAME_ECCE2 from JSON tree.
Importing module FIFO36_72 from JSON tree.
Importing module FIFO36E2 from JSON tree.
Importing module FIFO36E1 from JSON tree.
Importing module FIFO36 from JSON tree.
Importing module FIFO18_36 from JSON tree.
Importing module FIFO18E2 from JSON tree.
Importing module FIFO18E1 from JSON tree.
Importing module FIFO18 from JSON tree.
Importing module FIFO16 from JSON tree.
Importing module FE from JSON tree.
Importing module FDSE_ZINI from JSON tree.
Importing module FDSE_1 from JSON tree.
Importing module FDSE from JSON tree.
Importing module FDRSE_1 from JSON tree.
Importing module FDRSE from JSON tree.
Importing module FDRE_ZINI from JSON tree.
Importing module FDRE_1 from JSON tree.
Importing module FDRE from JSON tree.
Importing module FDPE_ZINI from JSON tree.
Importing module FDPE_1 from JSON tree.
Importing module FDPE from JSON tree.
Importing module FDDRRSE from JSON tree.
Importing module FDDRCPE from JSON tree.
Importing module FDCPE_1 from JSON tree.
Importing module FDCPE from JSON tree.
Importing module FDCE_ZINI from JSON tree.
Importing module FDCE_1 from JSON tree.
Importing module FDCE from JSON tree.
Importing module FD from JSON tree.
Importing module EMAC from JSON tree.
Importing module EFUSE_USR from JSON tree.
Importing module DSP48E2 from JSON tree.
Importing module DSP48E1 from JSON tree.
Importing module DSP48E from JSON tree.
Importing module DSP48A1 from JSON tree.
Importing module DSP48A from JSON tree.
Importing module DSP48 from JSON tree.
Importing module DRAM_8_OUTPUT_STUB from JSON tree.
Importing module DRAM_4_OUTPUT_STUB from JSON tree.
Importing module DRAM_2_OUTPUT_STUB from JSON tree.
Importing module DPRAM64_for_RAM128X1D from JSON tree.
Importing module DPRAM64 from JSON tree.
Importing module DPRAM32 from JSON tree.
Importing module DNA_PORTE2 from JSON tree.
Importing module DNA_PORT from JSON tree.
Importing module DI64_STUB from JSON tree.
Importing module DCM_SP from JSON tree.
Importing module DCM_PS from JSON tree.
Importing module DCM_CLKGEN from JSON tree.
Importing module DCM_BASE from JSON tree.
Importing module DCM_ADV from JSON tree.
Importing module DCM from JSON tree.
Importing module DCIRESET from JSON tree.
Importing module CRC64 from JSON tree.
Importing module CRC32 from JSON tree.
Importing module CMACE4 from JSON tree.
Importing module CMAC from JSON tree.
Importing module CFGLUT5 from JSON tree.
Importing module CE_VCC from JSON tree.
Importing module CARRY_CO_LUT from JSON tree.
Importing module CARRY_CO_DIRECT from JSON tree.
Importing module CARRY_COUT_PLUG from JSON tree.
Importing module CARRY8 from JSON tree.
Importing module CARRY4_VPR from JSON tree.
Importing module CARRY4 from JSON tree.
Importing module CAPTURE_VIRTEX6 from JSON tree.
Importing module CAPTURE_VIRTEX5 from JSON tree.
Importing module CAPTURE_VIRTEX4 from JSON tree.
Importing module CAPTURE_SPARTAN3A from JSON tree.
Importing module CAPTURE_SPARTAN3 from JSON tree.
Importing module CAPTUREE2 from JSON tree.
Importing module BUFT from JSON tree.
Importing module BUFR from JSON tree.
Importing module BUFPLL_MCB from JSON tree.
Importing module BUFPLL from JSON tree.
Importing module BUFMRCE from JSON tree.
Importing module BUFMR from JSON tree.
Importing module BUFIODQS from JSON tree.
Importing module BUFIO2_2CLK from JSON tree.
Importing module BUFIO2FB from JSON tree.
Importing module BUFIO2 from JSON tree.
Importing module BUFIO from JSON tree.
Importing module BUFHCE_VPR from JSON tree.
Importing module BUFHCE from JSON tree.
Importing module BUFH from JSON tree.
Importing module BUFG_PS from JSON tree.
Importing module BUFG_GT_SYNC from JSON tree.
Importing module BUFG_GT from JSON tree.
Importing module BUFGMUX_VIRTEX4 from JSON tree.
Importing module BUFGMUX_CTRL from JSON tree.
Importing module BUFGMUX_1 from JSON tree.
Importing module BUFGMUX from JSON tree.
Importing module BUFGCTRL_VPR from JSON tree.
Importing module BUFGCTRL from JSON tree.
Importing module BUFGCE_DIV from JSON tree.
Importing module BUFGCE_1 from JSON tree.
Importing module BUFGCE from JSON tree.
Importing module BUFG from JSON tree.
Importing module BSCAN_VIRTEX6 from JSON tree.
Importing module BSCAN_VIRTEX5 from JSON tree.
Importing module BSCAN_VIRTEX4 from JSON tree.
Importing module BSCAN_SPARTAN6 from JSON tree.
Importing module BSCAN_SPARTAN3A from JSON tree.
Importing module BSCAN_SPARTAN3 from JSON tree.
Importing module BSCANE2 from JSON tree.
Importing module BITSLICE_CONTROL from JSON tree.
Importing module BANK from JSON tree.
Importing module AND2B1L from JSON tree.
Importing module \$__ABC9_LUT8 from JSON tree.
Importing module \$__ABC9_LUT7 from JSON tree.

25. Executing TECHMAP pass (map to technology primitives).

25.1. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/clean_carry_map.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/clean_carry_map.v' to AST representation.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Generating RTLIL representation for module `\CARRY_CO_TOP_POP'.
Successfully finished Verilog frontend.

25.2. Continuing TECHMAP pass.
No more expansions possible.

26. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Replacing existing blackbox module `\VCC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:24.1-26.10.
Generating RTLIL representation for module `\VCC'.
Replacing existing blackbox module `\GND' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:28.1-30.10.
Generating RTLIL representation for module `\GND'.
Replacing existing blackbox module `\IBUF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:32.1-42.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\IBUFG' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:44.1-53.10.
Generating RTLIL representation for module `\IBUFG'.
Replacing existing blackbox module `\OBUF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:55.1-66.10.
Generating RTLIL representation for module `\OBUF'.
Replacing existing blackbox module `\IOBUF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:68.1-85.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:87.1-101.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\BUFG' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:103.1-112.10.
Generating RTLIL representation for module `\BUFG'.
Replacing existing blackbox module `\BUFGCTRL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:114.1-148.10.
Generating RTLIL representation for module `\BUFGCTRL'.
Replacing existing blackbox module `\BUFHCE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:150.1-163.10.
Generating RTLIL representation for module `\BUFHCE'.
Replacing existing blackbox module `\INV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:173.1-182.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\LUT1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:185.1-191.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:194.1-202.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:205.1-215.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:218.1-230.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:233.1-247.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:253.1-269.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\LUT6_2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:271.1-285.10.
Generating RTLIL representation for module `\LUT6_2'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:290.1-303.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing blackbox module `\$__ABC9_LUT8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:308.1-322.10.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Replacing existing blackbox module `\MUXCY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:324.1-326.10.
Generating RTLIL representation for module `\MUXCY'.
Replacing existing blackbox module `\MUXF5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:328.1-330.10.
Generating RTLIL representation for module `\MUXF5'.
Replacing existing blackbox module `\MUXF6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:332.1-334.10.
Generating RTLIL representation for module `\MUXF6'.
Replacing existing module `\MUXF7' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:337.1-345.10.
Generating RTLIL representation for module `\MUXF7'.
Replacing existing module `\MUXF8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:348.1-356.10.
Generating RTLIL representation for module `\MUXF8'.
Replacing existing blackbox module `\MUXF9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:358.1-360.10.
Generating RTLIL representation for module `\MUXF9'.
Replacing existing blackbox module `\XORCY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:362.1-364.10.
Generating RTLIL representation for module `\XORCY'.
Replacing existing module `\CARRY4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:367.1-436.10.
Generating RTLIL representation for module `\CARRY4'.
Replacing existing blackbox module `\CARRY8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:438.1-456.10.
Generating RTLIL representation for module `\CARRY8'.
Replacing existing blackbox module `\ORCY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:458.1-460.10.
Generating RTLIL representation for module `\ORCY'.
Replacing existing blackbox module `\MULT_AND' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:462.1-464.10.
Generating RTLIL representation for module `\MULT_AND'.
Replacing existing module `\FDRE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:471.1-509.10.
Generating RTLIL representation for module `\FDRE'.
Replacing existing module `\FDRE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:512.1-533.10.
Generating RTLIL representation for module `\FDRE_1'.
Replacing existing module `\FDSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:536.1-574.10.
Generating RTLIL representation for module `\FDSE'.
Replacing existing module `\FDSE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:577.1-599.10.
Generating RTLIL representation for module `\FDSE_1'.
Replacing existing blackbox module `\FDRSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:601.1-634.10.
Generating RTLIL representation for module `\FDRSE'.
Replacing existing blackbox module `\FDRSE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:636.1-669.10.
Generating RTLIL representation for module `\FDRSE_1'.
Replacing existing module `\FDCE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:672.1-718.10.
Generating RTLIL representation for module `\FDCE'.
Replacing existing module `\FDCE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:721.1-749.10.
Generating RTLIL representation for module `\FDCE_1'.
Replacing existing module `\FDPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:752.1-797.10.
Generating RTLIL representation for module `\FDPE'.
Replacing existing module `\FDPE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:800.1-828.10.
Generating RTLIL representation for module `\FDPE_1'.
Replacing existing blackbox module `\FDCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:830.1-873.10.
Generating RTLIL representation for module `\FDCPE'.
Replacing existing blackbox module `\FDCPE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:875.1-918.10.
Generating RTLIL representation for module `\FDCPE_1'.
Replacing existing blackbox module `\LDCE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:920.1-940.10.
Generating RTLIL representation for module `\LDCE'.
Replacing existing blackbox module `\LDPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:942.1-962.10.
Generating RTLIL representation for module `\LDPE'.
Replacing existing blackbox module `\LDCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:964.1-993.10.
Generating RTLIL representation for module `\LDCPE'.
Replacing existing blackbox module `\AND2B1L' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:995.1-1003.10.
Generating RTLIL representation for module `\AND2B1L'.
Replacing existing blackbox module `\OR2L' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1005.1-1013.10.
Generating RTLIL representation for module `\OR2L'.
Replacing existing blackbox module `\RAM16X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1019.1-1035.10.
Generating RTLIL representation for module `\RAM16X1S'.
Replacing existing blackbox module `\RAM16X1S_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1037.1-1053.10.
Generating RTLIL representation for module `\RAM16X1S_1'.
Replacing existing blackbox module `\RAM32X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1055.1-1071.10.
Generating RTLIL representation for module `\RAM32X1S'.
Replacing existing blackbox module `\RAM32X1S_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1073.1-1089.10.
Generating RTLIL representation for module `\RAM32X1S_1'.
Replacing existing blackbox module `\RAM64X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1091.1-1107.10.
Generating RTLIL representation for module `\RAM64X1S'.
Replacing existing blackbox module `\RAM64X1S_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1109.1-1125.10.
Generating RTLIL representation for module `\RAM64X1S_1'.
Replacing existing blackbox module `\RAM128X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1127.1-1143.10.
Generating RTLIL representation for module `\RAM128X1S'.
Replacing existing blackbox module `\RAM128X1S_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1145.1-1161.10.
Generating RTLIL representation for module `\RAM128X1S_1'.
Replacing existing blackbox module `\RAM256X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1163.1-1178.10.
Generating RTLIL representation for module `\RAM256X1S'.
Replacing existing blackbox module `\RAM512X1S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1180.1-1195.10.
Generating RTLIL representation for module `\RAM512X1S'.
Replacing existing blackbox module `\RAM16X2S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1199.1-1222.10.
Generating RTLIL representation for module `\RAM16X2S'.
Replacing existing blackbox module `\RAM32X2S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1224.1-1247.10.
Generating RTLIL representation for module `\RAM32X2S'.
Replacing existing blackbox module `\RAM64X2S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1249.1-1272.10.
Generating RTLIL representation for module `\RAM64X2S'.
Replacing existing blackbox module `\RAM16X4S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1274.1-1305.10.
Generating RTLIL representation for module `\RAM16X4S'.
Replacing existing blackbox module `\RAM32X4S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1307.1-1338.10.
Generating RTLIL representation for module `\RAM32X4S'.
Replacing existing blackbox module `\RAM16X8S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1340.1-1387.10.
Generating RTLIL representation for module `\RAM16X8S'.
Replacing existing blackbox module `\RAM32X8S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1389.1-1436.10.
Generating RTLIL representation for module `\RAM32X8S'.
Replacing existing blackbox module `\RAM16X1D' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1440.1-1459.10.
Generating RTLIL representation for module `\RAM16X1D'.
Replacing existing blackbox module `\RAM16X1D_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1461.1-1480.10.
Generating RTLIL representation for module `\RAM16X1D_1'.
Replacing existing module `\RAM32X1D' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1483.1-1535.10.
Generating RTLIL representation for module `\RAM32X1D'.
Replacing existing module `\RAM32X1D_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1538.1-1585.10.
Generating RTLIL representation for module `\RAM32X1D_1'.
Replacing existing module `\RAM64X1D' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1588.1-1644.10.
Generating RTLIL representation for module `\RAM64X1D'.
Replacing existing blackbox module `\RAM64X1D_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1646.1-1692.10.
Generating RTLIL representation for module `\RAM64X1D_1'.
Replacing existing module `\RAM128X1D' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1695.1-1754.10.
Generating RTLIL representation for module `\RAM128X1D'.
Replacing existing blackbox module `\RAM256X1D' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1756.1-1772.10.
Generating RTLIL representation for module `\RAM256X1D'.
Replacing existing module `\RAM32M' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1777.1-1879.10.
Generating RTLIL representation for module `\RAM32M'.
Replacing existing blackbox module `\RAM32M16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1881.1-1948.10.
Generating RTLIL representation for module `\RAM32M16'.
Replacing existing module `\RAM64M' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1951.1-2035.10.
Generating RTLIL representation for module `\RAM64M'.
Replacing existing blackbox module `\RAM64M8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2037.1-2104.10.
Generating RTLIL representation for module `\RAM64M8'.
Replacing existing blackbox module `\RAM32X16DR8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2106.1-2152.10.
Generating RTLIL representation for module `\RAM32X16DR8'.
Replacing existing blackbox module `\RAM64X8SW' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2154.1-2203.10.
Generating RTLIL representation for module `\RAM64X8SW'.
Replacing existing blackbox module `\ROM16X1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2207.1-2213.10.
Generating RTLIL representation for module `\ROM16X1'.
Replacing existing blackbox module `\ROM32X1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2215.1-2221.10.
Generating RTLIL representation for module `\ROM32X1'.
Replacing existing blackbox module `\ROM64X1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2223.1-2229.10.
Generating RTLIL representation for module `\ROM64X1'.
Replacing existing blackbox module `\ROM128X1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2231.1-2237.10.
Generating RTLIL representation for module `\ROM128X1'.
Replacing existing blackbox module `\ROM256X1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2239.1-2245.10.
Generating RTLIL representation for module `\ROM256X1'.
Replacing existing module `\SRL16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2250.1-2273.10.
Generating RTLIL representation for module `\SRL16'.
Replacing existing module `\SRL16E' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2276.1-2311.10.
Generating RTLIL representation for module `\SRL16E'.
Replacing existing module `\SRLC16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2314.1-2341.10.
Generating RTLIL representation for module `\SRLC16'.
Replacing existing module `\SRLC16E' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2344.1-2384.10.
Generating RTLIL representation for module `\SRLC16E'.
Replacing existing module `\SRLC32E' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2387.1-2429.10.
Generating RTLIL representation for module `\SRLC32E'.
Replacing existing blackbox module `\CFGLUT5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2431.1-2454.10.
Generating RTLIL representation for module `\CFGLUT5'.
Replacing existing blackbox module `\MULT18X18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2462.1-2470.10.
Generating RTLIL representation for module `\MULT18X18'.
Replacing existing blackbox module `\MULT18X18S' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2474.1-2490.10.
Generating RTLIL representation for module `\MULT18X18S'.
Replacing existing blackbox module `\MULT18X18SIO' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2494.1-2561.10.
Generating RTLIL representation for module `\MULT18X18SIO'.
Replacing existing blackbox module `\DSP48A' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2565.1-2661.10.
Generating RTLIL representation for module `\DSP48A'.
Replacing existing blackbox module `\DSP48A1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2665.1-2959.10.
Generating RTLIL representation for module `\DSP48A1'.
Replacing existing blackbox module `\DSP48' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2961.1-3189.10.
Generating RTLIL representation for module `\DSP48'.
Replacing existing blackbox module `\DSP48E1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:3203.1-3946.10.
Generating RTLIL representation for module `\DSP48E1'.
Replacing existing blackbox module `\RAMB18E1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:3952.1-4128.10.
Generating RTLIL representation for module `\RAMB18E1'.
Replacing existing blackbox module `\RAMB36E1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:4130.1-4392.10.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Replacing existing blackbox module `\RAMB4_S1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3.1-28.10.
Generating RTLIL representation for module `\RAMB4_S1'.
Replacing existing blackbox module `\RAMB4_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:30.1-55.10.
Generating RTLIL representation for module `\RAMB4_S2'.
Replacing existing blackbox module `\RAMB4_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:57.1-82.10.
Generating RTLIL representation for module `\RAMB4_S4'.
Replacing existing blackbox module `\RAMB4_S8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:84.1-109.10.
Generating RTLIL representation for module `\RAMB4_S8'.
Replacing existing blackbox module `\RAMB4_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:111.1-136.10.
Generating RTLIL representation for module `\RAMB4_S16'.
Replacing existing blackbox module `\RAMB4_S1_S1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:138.1-172.10.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Replacing existing blackbox module `\RAMB4_S1_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:174.1-208.10.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Replacing existing blackbox module `\RAMB4_S1_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:210.1-244.10.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Replacing existing blackbox module `\RAMB4_S1_S8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:246.1-280.10.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Replacing existing blackbox module `\RAMB4_S1_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:282.1-316.10.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Replacing existing blackbox module `\RAMB4_S2_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:318.1-352.10.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Replacing existing blackbox module `\RAMB4_S2_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:354.1-388.10.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Replacing existing blackbox module `\RAMB4_S2_S8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:390.1-424.10.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Replacing existing blackbox module `\RAMB4_S2_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:426.1-460.10.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Replacing existing blackbox module `\RAMB4_S4_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:462.1-496.10.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Replacing existing blackbox module `\RAMB4_S4_S8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:498.1-532.10.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Replacing existing blackbox module `\RAMB4_S4_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:534.1-568.10.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Replacing existing blackbox module `\RAMB4_S8_S8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:570.1-604.10.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Replacing existing blackbox module `\RAMB4_S8_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:606.1-640.10.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Replacing existing blackbox module `\RAMB4_S16_S16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:642.1-676.10.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Replacing existing blackbox module `\RAMB16_S1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:678.1-754.10.
Generating RTLIL representation for module `\RAMB16_S1'.
Replacing existing blackbox module `\RAMB16_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:756.1-832.10.
Generating RTLIL representation for module `\RAMB16_S2'.
Replacing existing blackbox module `\RAMB16_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:834.1-910.10.
Generating RTLIL representation for module `\RAMB16_S4'.
Replacing existing blackbox module `\RAMB16_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:912.1-998.10.
Generating RTLIL representation for module `\RAMB16_S9'.
Replacing existing blackbox module `\RAMB16_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1000.1-1086.10.
Generating RTLIL representation for module `\RAMB16_S18'.
Replacing existing blackbox module `\RAMB16_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1088.1-1174.10.
Generating RTLIL representation for module `\RAMB16_S36'.
Replacing existing blackbox module `\RAMB16_S1_S1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1176.1-1264.10.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Replacing existing blackbox module `\RAMB16_S1_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1266.1-1354.10.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Replacing existing blackbox module `\RAMB16_S1_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1356.1-1444.10.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Replacing existing blackbox module `\RAMB16_S1_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1446.1-1544.10.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Replacing existing blackbox module `\RAMB16_S1_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1546.1-1644.10.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Replacing existing blackbox module `\RAMB16_S1_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1646.1-1744.10.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Replacing existing blackbox module `\RAMB16_S2_S2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1746.1-1834.10.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Replacing existing blackbox module `\RAMB16_S2_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1836.1-1924.10.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Replacing existing blackbox module `\RAMB16_S2_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1926.1-2024.10.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Replacing existing blackbox module `\RAMB16_S2_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2026.1-2124.10.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Replacing existing blackbox module `\RAMB16_S2_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2126.1-2224.10.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Replacing existing blackbox module `\RAMB16_S4_S4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2226.1-2314.10.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Replacing existing blackbox module `\RAMB16_S4_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2316.1-2414.10.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Replacing existing blackbox module `\RAMB16_S4_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2416.1-2514.10.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Replacing existing blackbox module `\RAMB16_S4_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2516.1-2614.10.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Replacing existing blackbox module `\RAMB16_S9_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2616.1-2716.10.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Replacing existing blackbox module `\RAMB16_S9_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2718.1-2818.10.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Replacing existing blackbox module `\RAMB16_S9_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2820.1-2920.10.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Replacing existing blackbox module `\RAMB16_S18_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2922.1-3022.10.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Replacing existing blackbox module `\RAMB16_S18_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3024.1-3124.10.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Replacing existing blackbox module `\RAMB16_S36_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3126.1-3226.10.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Replacing existing blackbox module `\RAMB16BWE_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3228.1-3314.10.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3316.1-3402.10.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Replacing existing blackbox module `\RAMB16BWE_S18_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3404.1-3504.10.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Replacing existing blackbox module `\RAMB16BWE_S18_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3506.1-3606.10.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36_S9' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3608.1-3708.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Replacing existing blackbox module `\RAMB16BWE_S36_S18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3710.1-3810.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36_S36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3812.1-3912.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Replacing existing blackbox module `\RAMB16BWER' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3914.1-4029.10.
Generating RTLIL representation for module `\RAMB16BWER'.
Replacing existing blackbox module `\RAMB8BWER' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4031.1-4110.10.
Generating RTLIL representation for module `\RAMB8BWER'.
Replacing existing blackbox module `\FIFO16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4112.1-4136.10.
Generating RTLIL representation for module `\FIFO16'.
Replacing existing blackbox module `\RAMB16' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4138.1-4255.10.
Generating RTLIL representation for module `\RAMB16'.
Replacing existing blackbox module `\RAMB32_S64_ECC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4257.1-4272.10.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Replacing existing blackbox module `\FIFO18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4274.1-4301.10.
Generating RTLIL representation for module `\FIFO18'.
Replacing existing blackbox module `\FIFO18_36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4303.1-4329.10.
Generating RTLIL representation for module `\FIFO18_36'.
Replacing existing blackbox module `\FIFO36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4331.1-4358.10.
Generating RTLIL representation for module `\FIFO36'.
Replacing existing blackbox module `\FIFO36_72' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4360.1-4391.10.
Generating RTLIL representation for module `\FIFO36_72'.
Replacing existing blackbox module `\RAMB18' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4393.1-4503.10.
Generating RTLIL representation for module `\RAMB18'.
Replacing existing blackbox module `\RAMB36' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4505.1-4697.10.
Generating RTLIL representation for module `\RAMB36'.
Replacing existing blackbox module `\RAMB18SDP' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4699.1-4793.10.
Generating RTLIL representation for module `\RAMB18SDP'.
Replacing existing blackbox module `\RAMB36SDP' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4795.1-4967.10.
Generating RTLIL representation for module `\RAMB36SDP'.
Replacing existing blackbox module `\FIFO18E1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4969.1-5013.10.
Generating RTLIL representation for module `\FIFO18E1'.
Replacing existing blackbox module `\FIFO36E1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5015.1-5066.10.
Generating RTLIL representation for module `\FIFO36E1'.
Replacing existing blackbox module `\FIFO18E2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5068.1-5131.10.
Generating RTLIL representation for module `\FIFO18E2'.
Replacing existing blackbox module `\FIFO36E2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5133.1-5204.10.
Generating RTLIL representation for module `\FIFO36E2'.
Replacing existing blackbox module `\RAMB18E2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5206.1-5364.10.
Generating RTLIL representation for module `\RAMB18E2'.
Replacing existing blackbox module `\RAMB36E2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5366.1-5610.10.
Generating RTLIL representation for module `\RAMB36E2'.
Replacing existing blackbox module `\URAM288' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5612.1-5725.10.
Generating RTLIL representation for module `\URAM288'.
Replacing existing blackbox module `\URAM288_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5727.1-5790.10.
Generating RTLIL representation for module `\URAM288_BASE'.
Replacing existing blackbox module `\DSP48E' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5792.1-5862.10.
Generating RTLIL representation for module `\DSP48E'.
Replacing existing blackbox module `\DSP48E2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5864.1-5977.10.
Generating RTLIL representation for module `\DSP48E2'.
Replacing existing blackbox module `\FDDRCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5979.1-5991.10.
Generating RTLIL representation for module `\FDDRCPE'.
Replacing existing blackbox module `\FDDRRSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5993.1-6005.10.
Generating RTLIL representation for module `\FDDRRSE'.
Replacing existing blackbox module `\IFDDRCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6007.1-6019.10.
Generating RTLIL representation for module `\IFDDRCPE'.
Replacing existing blackbox module `\IFDDRRSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6021.1-6033.10.
Generating RTLIL representation for module `\IFDDRRSE'.
Replacing existing blackbox module `\OFDDRCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6035.1-6047.10.
Generating RTLIL representation for module `\OFDDRCPE'.
Replacing existing blackbox module `\OFDDRRSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6049.1-6061.10.
Generating RTLIL representation for module `\OFDDRRSE'.
Replacing existing blackbox module `\OFDDRTCPE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6063.1-6076.10.
Generating RTLIL representation for module `\OFDDRTCPE'.
Replacing existing blackbox module `\OFDDRTRSE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6078.1-6091.10.
Generating RTLIL representation for module `\OFDDRTRSE'.
Replacing existing blackbox module `\IDDR2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6093.1-6108.10.
Generating RTLIL representation for module `\IDDR2'.
Replacing existing blackbox module `\ODDR2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6110.1-6124.10.
Generating RTLIL representation for module `\ODDR2'.
Replacing existing blackbox module `\IDDR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6126.1-6145.10.
Generating RTLIL representation for module `\IDDR'.
Replacing existing blackbox module `\IDDR_2CLK' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6147.1-6168.10.
Generating RTLIL representation for module `\IDDR_2CLK'.
Replacing existing blackbox module `\ODDR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6170.1-6190.10.
Generating RTLIL representation for module `\ODDR'.
Replacing existing blackbox module `\IDELAYCTRL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6193.1-6199.10.
Generating RTLIL representation for module `\IDELAYCTRL'.
Replacing existing blackbox module `\IDELAY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6201.1-6211.10.
Generating RTLIL representation for module `\IDELAY'.
Replacing existing blackbox module `\ISERDES' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6213.1-6260.10.
Generating RTLIL representation for module `\ISERDES'.
Replacing existing blackbox module `\OSERDES' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6262.1-6296.10.
Generating RTLIL representation for module `\OSERDES'.
Replacing existing blackbox module `\IODELAY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6298.1-6316.10.
Generating RTLIL representation for module `\IODELAY'.
Replacing existing blackbox module `\ISERDES_NODELAY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6318.1-6352.10.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Replacing existing blackbox module `\IODELAYE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6354.1-6378.10.
Generating RTLIL representation for module `\IODELAYE1'.
Replacing existing blackbox module `\ISERDESE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6380.1-6426.10.
Generating RTLIL representation for module `\ISERDESE1'.
Replacing existing blackbox module `\OSERDESE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6428.1-6471.10.
Generating RTLIL representation for module `\OSERDESE1'.
Replacing existing blackbox module `\IDELAYE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6473.1-6502.10.
Generating RTLIL representation for module `\IDELAYE2'.
Replacing existing blackbox module `\ODELAYE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6504.1-6531.10.
Generating RTLIL representation for module `\ODELAYE2'.
Replacing existing blackbox module `\ISERDESE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6533.1-6599.10.
Generating RTLIL representation for module `\ISERDESE2'.
Replacing existing blackbox module `\OSERDESE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6601.1-6670.10.
Generating RTLIL representation for module `\OSERDESE2'.
Replacing existing blackbox module `\PHASER_IN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6673.1-6707.10.
Generating RTLIL representation for module `\PHASER_IN'.
Replacing existing blackbox module `\PHASER_IN_PHY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6710.1-6752.10.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Replacing existing blackbox module `\PHASER_OUT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6755.1-6794.10.
Generating RTLIL representation for module `\PHASER_OUT'.
Replacing existing blackbox module `\PHASER_OUT_PHY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6797.1-6841.10.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Replacing existing blackbox module `\PHASER_REF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6844.1-6853.10.
Generating RTLIL representation for module `\PHASER_REF'.
Replacing existing blackbox module `\PHY_CONTROL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6856.1-6914.10.
Generating RTLIL representation for module `\PHY_CONTROL'.
Replacing existing blackbox module `\IDDRE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6916.1-6930.10.
Generating RTLIL representation for module `\IDDRE1'.
Replacing existing blackbox module `\ODDRE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6932.1-6947.10.
Generating RTLIL representation for module `\ODDRE1'.
Replacing existing blackbox module `\IDELAYE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6949.1-6979.10.
Generating RTLIL representation for module `\IDELAYE3'.
Replacing existing blackbox module `\ODELAYE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6981.1-7008.10.
Generating RTLIL representation for module `\ODELAYE3'.
Replacing existing blackbox module `\ISERDESE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7010.1-7038.10.
Generating RTLIL representation for module `\ISERDESE3'.
Replacing existing blackbox module `\OSERDESE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7040.1-7063.10.
Generating RTLIL representation for module `\OSERDESE3'.
Replacing existing blackbox module `\BITSLICE_CONTROL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7066.1-7148.10.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Replacing existing blackbox module `\RIU_OR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7151.1-7160.10.
Generating RTLIL representation for module `\RIU_OR'.
Replacing existing blackbox module `\RX_BITSLICE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7162.1-7213.10.
Generating RTLIL representation for module `\RX_BITSLICE'.
Replacing existing blackbox module `\RXTX_BITSLICE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7215.1-7283.10.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Replacing existing blackbox module `\TX_BITSLICE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7285.1-7323.10.
Generating RTLIL representation for module `\TX_BITSLICE'.
Replacing existing blackbox module `\TX_BITSLICE_TRI' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7325.1-7355.10.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Replacing existing blackbox module `\IODELAY2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7357.1-7386.10.
Generating RTLIL representation for module `\IODELAY2'.
Replacing existing blackbox module `\IODRP2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7388.1-7409.10.
Generating RTLIL representation for module `\IODRP2'.
Replacing existing blackbox module `\IODRP2_MCB' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7411.1-7442.10.
Generating RTLIL representation for module `\IODRP2_MCB'.
Replacing existing blackbox module `\ISERDES2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7444.1-7473.10.
Generating RTLIL representation for module `\ISERDES2'.
Replacing existing blackbox module `\OSERDES2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7475.1-7512.10.
Generating RTLIL representation for module `\OSERDES2'.
Replacing existing blackbox module `\IBUF_DLY_ADJ' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7514.1-7521.10.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Replacing existing blackbox module `\IBUF_IBUFDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7523.1-7532.10.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Replacing existing blackbox module `\IBUF_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7534.1-7544.10.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Replacing existing blackbox module `\IBUF_ANALOG' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7546.1-7550.10.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Replacing existing blackbox module `\IBUFE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7552.1-7564.10.
Generating RTLIL representation for module `\IBUFE3'.
Replacing existing blackbox module `\IBUFDS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7566.1-7579.10.
Generating RTLIL representation for module `\IBUFDS'.
Replacing existing blackbox module `\IBUFDS_DLY_ADJ' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7581.1-7591.10.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Replacing existing blackbox module `\IBUFDS_IBUFDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7593.1-7606.10.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Replacing existing blackbox module `\IBUFDS_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7608.1-7622.10.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7624.1-7635.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT_IBUFDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7637.1-7651.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7653.1-7668.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Replacing existing blackbox module `\IBUFDSE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7670.1-7685.10.
Generating RTLIL representation for module `\IBUFDSE3'.
Replacing existing blackbox module `\IBUFDS_DPHY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7687.1-7699.10.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Replacing existing blackbox module `\IBUFGDS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7701.1-7712.10.
Generating RTLIL representation for module `\IBUFGDS'.
Replacing existing blackbox module `\IBUFGDS_DIFF_OUT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7714.1-7725.10.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Replacing existing blackbox module `\IOBUF_DCIEN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7727.1-7741.10.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Replacing existing blackbox module `\IOBUF_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7743.1-7757.10.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7759.1-7775.10.
Generating RTLIL representation for module `\IOBUFE3'.
Replacing existing blackbox module `\IOBUFDS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7777.1-7790.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IOBUFDS_DCIEN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7792.1-7809.10.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Replacing existing blackbox module `\IOBUFDS_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7811.1-7828.10.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7830.1-7844.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT_DCIEN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7846.1-7864.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT_INTERMDISABLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7866.1-7884.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFDSE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7886.1-7904.10.
Generating RTLIL representation for module `\IOBUFDSE3'.
Replacing existing blackbox module `\OBUFDS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7906.1-7915.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFDS_DPHY' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7917.1-7928.10.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Replacing existing blackbox module `\OBUFTDS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7930.1-7940.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\KEEPER' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7942.1-7944.10.
Generating RTLIL representation for module `\KEEPER'.
Replacing existing blackbox module `\PULLDOWN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7946.1-7948.10.
Generating RTLIL representation for module `\PULLDOWN'.
Replacing existing blackbox module `\PULLUP' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7950.1-7952.10.
Generating RTLIL representation for module `\PULLUP'.
Replacing existing blackbox module `\DCIRESET' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7955.1-7958.10.
Generating RTLIL representation for module `\DCIRESET'.
Replacing existing blackbox module `\HPIO_VREF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7961.1-7965.10.
Generating RTLIL representation for module `\HPIO_VREF'.
Replacing existing blackbox module `\BUFGCE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7967.1-7979.10.
Generating RTLIL representation for module `\BUFGCE'.
Replacing existing blackbox module `\BUFGCE_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7981.1-7986.10.
Generating RTLIL representation for module `\BUFGCE_1'.
Replacing existing blackbox module `\BUFGMUX' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7988.1-7995.10.
Generating RTLIL representation for module `\BUFGMUX'.
Replacing existing blackbox module `\BUFGMUX_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7997.1-8004.10.
Generating RTLIL representation for module `\BUFGMUX_1'.
Replacing existing blackbox module `\BUFGMUX_CTRL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8006.1-8012.10.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Replacing existing blackbox module `\BUFGMUX_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8014.1-8020.10.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Replacing existing blackbox module `\BUFG_GT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8022.1-8033.10.
Generating RTLIL representation for module `\BUFG_GT'.
Replacing existing blackbox module `\BUFG_GT_SYNC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8035.1-8041.10.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Replacing existing blackbox module `\BUFG_PS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8043.1-8049.10.
Generating RTLIL representation for module `\BUFG_PS'.
Replacing existing blackbox module `\BUFGCE_DIV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8051.1-8068.10.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Replacing existing blackbox module `\BUFH' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8070.1-8074.10.
Generating RTLIL representation for module `\BUFH'.
Replacing existing blackbox module `\BUFIO2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8076.1-8087.10.
Generating RTLIL representation for module `\BUFIO2'.
Replacing existing blackbox module `\BUFIO2_2CLK' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8089.1-8098.10.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Replacing existing blackbox module `\BUFIO2FB' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8100.1-8105.10.
Generating RTLIL representation for module `\BUFIO2FB'.
Replacing existing blackbox module `\BUFPLL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8107.1-8117.10.
Generating RTLIL representation for module `\BUFPLL'.
Replacing existing blackbox module `\BUFPLL_MCB' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8119.1-8133.10.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Replacing existing blackbox module `\BUFIO' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8135.1-8139.10.
Generating RTLIL representation for module `\BUFIO'.
Replacing existing blackbox module `\BUFIODQS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8141.1-8147.10.
Generating RTLIL representation for module `\BUFIODQS'.
Replacing existing blackbox module `\BUFR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8149.1-8157.10.
Generating RTLIL representation for module `\BUFR'.
Replacing existing blackbox module `\BUFMR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8159.1-8163.10.
Generating RTLIL representation for module `\BUFMR'.
Replacing existing blackbox module `\BUFMRCE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8165.1-8174.10.
Generating RTLIL representation for module `\BUFMRCE'.
Replacing existing blackbox module `\DCM' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8176.1-8212.10.
Generating RTLIL representation for module `\DCM'.
Replacing existing blackbox module `\DCM_SP' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8214.1-8249.10.
Generating RTLIL representation for module `\DCM_SP'.
Replacing existing blackbox module `\DCM_CLKGEN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8251.1-8271.10.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Replacing existing blackbox module `\DCM_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8273.1-8315.10.
Generating RTLIL representation for module `\DCM_ADV'.
Replacing existing blackbox module `\DCM_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8317.1-8347.10.
Generating RTLIL representation for module `\DCM_BASE'.
Replacing existing blackbox module `\DCM_PS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8349.1-8384.10.
Generating RTLIL representation for module `\DCM_PS'.
Replacing existing blackbox module `\PMCD' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8386.1-8402.10.
Generating RTLIL representation for module `\PMCD'.
Replacing existing blackbox module `\PLL_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8404.1-8478.10.
Generating RTLIL representation for module `\PLL_ADV'.
Replacing existing blackbox module `\PLL_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8480.1-8519.10.
Generating RTLIL representation for module `\PLL_BASE'.
Replacing existing blackbox module `\MMCM_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8521.1-8602.10.
Generating RTLIL representation for module `\MMCM_ADV'.
Replacing existing blackbox module `\MMCM_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8604.1-8653.10.
Generating RTLIL representation for module `\MMCM_BASE'.
Replacing existing blackbox module `\MMCME2_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8655.1-8748.10.
Generating RTLIL representation for module `\MMCME2_ADV'.
Replacing existing blackbox module `\MMCME2_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8750.1-8798.10.
Generating RTLIL representation for module `\MMCME2_BASE'.
Replacing existing blackbox module `\PLLE2_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8800.1-8862.10.
Generating RTLIL representation for module `\PLLE2_ADV'.
Replacing existing blackbox module `\PLLE2_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8864.1-8902.10.
Generating RTLIL representation for module `\PLLE2_BASE'.
Replacing existing blackbox module `\MMCME3_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8904.1-9005.10.
Generating RTLIL representation for module `\MMCME3_ADV'.
Replacing existing blackbox module `\MMCME3_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9007.1-9063.10.
Generating RTLIL representation for module `\MMCME3_BASE'.
Replacing existing blackbox module `\PLLE3_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9065.1-9113.10.
Generating RTLIL representation for module `\PLLE3_ADV'.
Replacing existing blackbox module `\PLLE3_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9115.1-9149.10.
Generating RTLIL representation for module `\PLLE3_BASE'.
Replacing existing blackbox module `\MMCME4_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9151.1-9252.10.
Generating RTLIL representation for module `\MMCME4_ADV'.
Replacing existing blackbox module `\MMCME4_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9254.1-9310.10.
Generating RTLIL representation for module `\MMCME4_BASE'.
Replacing existing blackbox module `\PLLE4_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9312.1-9360.10.
Generating RTLIL representation for module `\PLLE4_ADV'.
Replacing existing blackbox module `\PLLE4_BASE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9362.1-9396.10.
Generating RTLIL representation for module `\PLLE4_BASE'.
Replacing existing blackbox module `\BUFT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9398.1-9402.10.
Generating RTLIL representation for module `\BUFT'.
Replacing existing blackbox module `\IN_FIFO' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9404.1-9440.10.
Generating RTLIL representation for module `\IN_FIFO'.
Replacing existing blackbox module `\OUT_FIFO' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9442.1-9479.10.
Generating RTLIL representation for module `\OUT_FIFO'.
Replacing existing blackbox module `\HARD_SYNC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9481.1-9490.10.
Generating RTLIL representation for module `\HARD_SYNC'.
Replacing existing blackbox module `\STARTUP_SPARTAN3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9493.1-9497.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Replacing existing blackbox module `\STARTUP_SPARTAN3E' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9500.1-9505.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Replacing existing blackbox module `\STARTUP_SPARTAN3A' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9508.1-9512.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Replacing existing blackbox module `\STARTUP_SPARTAN6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9515.1-9523.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Replacing existing blackbox module `\STARTUP_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9526.1-9535.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Replacing existing blackbox module `\STARTUP_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9538.1-9551.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Replacing existing blackbox module `\STARTUP_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9554.1-9571.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Replacing existing blackbox module `\STARTUPE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9574.1-9590.10.
Generating RTLIL representation for module `\STARTUPE2'.
Replacing existing blackbox module `\STARTUPE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9593.1-9613.10.
Generating RTLIL representation for module `\STARTUPE3'.
Replacing existing blackbox module `\CAPTURE_SPARTAN3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9616.1-9620.10.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Replacing existing blackbox module `\CAPTURE_SPARTAN3A' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9623.1-9627.10.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Replacing existing blackbox module `\CAPTURE_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9630.1-9634.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Replacing existing blackbox module `\CAPTURE_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9637.1-9641.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Replacing existing blackbox module `\CAPTURE_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9644.1-9648.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Replacing existing blackbox module `\CAPTUREE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9651.1-9655.10.
Generating RTLIL representation for module `\CAPTUREE2'.
Replacing existing blackbox module `\ICAP_SPARTAN3A' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9658.1-9665.10.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Replacing existing blackbox module `\ICAP_SPARTAN6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9668.1-9677.10.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Replacing existing blackbox module `\ICAP_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9680.1-9688.10.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Replacing existing blackbox module `\ICAP_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9691.1-9699.10.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Replacing existing blackbox module `\ICAP_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9702.1-9712.10.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Replacing existing blackbox module `\ICAPE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9715.1-9724.10.
Generating RTLIL representation for module `\ICAPE2'.
Replacing existing blackbox module `\ICAPE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9727.1-9739.10.
Generating RTLIL representation for module `\ICAPE3'.
Replacing existing blackbox module `\BSCAN_SPARTAN3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9742.1-9754.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Replacing existing blackbox module `\BSCAN_SPARTAN3A' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9757.1-9771.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Replacing existing blackbox module `\BSCAN_SPARTAN6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9774.1-9787.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Replacing existing blackbox module `\BSCAN_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9790.1-9800.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Replacing existing blackbox module `\BSCAN_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9803.1-9813.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Replacing existing blackbox module `\BSCAN_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9816.1-9830.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Replacing existing blackbox module `\BSCANE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9833.1-9847.10.
Generating RTLIL representation for module `\BSCANE2'.
Replacing existing blackbox module `\DNA_PORT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9849.1-9856.10.
Generating RTLIL representation for module `\DNA_PORT'.
Replacing existing blackbox module `\DNA_PORTE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9858.1-9865.10.
Generating RTLIL representation for module `\DNA_PORTE2'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9867.1-9871.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9873.1-9878.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9880.1-9891.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Replacing existing blackbox module `\FRAME_ECCE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9893.1-9904.10.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Replacing existing blackbox module `\FRAME_ECCE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9906.1-9916.10.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Replacing existing blackbox module `\FRAME_ECCE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9918.1-9928.10.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9930.1-9933.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX5' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9935.1-9939.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX6' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9941.1-9945.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Replacing existing blackbox module `\USR_ACCESSE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9947.1-9951.10.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Replacing existing blackbox module `\POST_CRC_INTERNAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9953.1-9955.10.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Replacing existing blackbox module `\SUSPEND_SYNC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9958.1-9962.10.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Replacing existing blackbox module `\KEY_CLEAR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9965.1-9967.10.
Generating RTLIL representation for module `\KEY_CLEAR'.
Replacing existing blackbox module `\MASTER_JTAG' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9970.1-9975.10.
Generating RTLIL representation for module `\MASTER_JTAG'.
Replacing existing blackbox module `\SPI_ACCESS' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9978.1-9988.10.
Generating RTLIL representation for module `\SPI_ACCESS'.
Replacing existing blackbox module `\EFUSE_USR' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9990.1-9993.10.
Generating RTLIL representation for module `\EFUSE_USR'.
Replacing existing blackbox module `\SYSMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9996.1-10046.10.
Generating RTLIL representation for module `\SYSMON'.
Replacing existing blackbox module `\XADC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10049.1-10112.10.
Generating RTLIL representation for module `\XADC'.
Replacing existing blackbox module `\SYSMONE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10115.1-10221.10.
Generating RTLIL representation for module `\SYSMONE1'.
Replacing existing blackbox module `\SYSMONE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10224.1-10334.10.
Generating RTLIL representation for module `\SYSMONE4'.
Replacing existing blackbox module `\GTPA1_DUAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10336.1-10786.10.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Replacing existing blackbox module `\GT11_CUSTOM' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10788.1-11058.10.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Replacing existing blackbox module `\GT11_DUAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11060.1-11599.10.
Generating RTLIL representation for module `\GT11_DUAL'.
Replacing existing blackbox module `\GT11CLK' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11601.1-11613.10.
Generating RTLIL representation for module `\GT11CLK'.
Replacing existing blackbox module `\GT11CLK_MGT' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11615.1-11622.10.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Replacing existing blackbox module `\GTP_DUAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11624.1-11979.10.
Generating RTLIL representation for module `\GTP_DUAL'.
Replacing existing blackbox module `\GTX_DUAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11981.1-12415.10.
Generating RTLIL representation for module `\GTX_DUAL'.
Replacing existing blackbox module `\CRC32' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12417.1-12426.10.
Generating RTLIL representation for module `\CRC32'.
Replacing existing blackbox module `\CRC64' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12428.1-12437.10.
Generating RTLIL representation for module `\CRC64'.
Replacing existing blackbox module `\GTHE1_QUAD' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12439.1-12905.10.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Replacing existing blackbox module `\GTXE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12907.1-13257.10.
Generating RTLIL representation for module `\GTXE1'.
Replacing existing blackbox module `\IBUFDS_GTXE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13259.1-13270.10.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Replacing existing blackbox module `\IBUFDS_GTHE1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13272.1-13278.10.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Replacing existing blackbox module `\GTHE2_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13280.1-13841.10.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Replacing existing blackbox module `\GTHE2_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13843.1-13911.10.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13913.1-14393.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Replacing existing blackbox module `\GTPE2_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14395.1-14477.10.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Replacing existing blackbox module `\GTXE2_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14479.1-14925.10.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Replacing existing blackbox module `\GTXE2_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14927.1-14988.10.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14990.1-15001.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTHE3_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15003.1-15721.10.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Replacing existing blackbox module `\GTHE3_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15723.1-15863.10.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Replacing existing blackbox module `\GTYE3_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15865.1-16664.10.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Replacing existing blackbox module `\GTYE3_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16666.1-16812.10.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16814.1-16825.10.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Replacing existing blackbox module `\OBUFDS_GTE3' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16827.1-16836.10.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Replacing existing blackbox module `\OBUFDS_GTE3_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16838.1-16848.10.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Replacing existing blackbox module `\GTHE4_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16850.1-17696.10.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Replacing existing blackbox module `\GTHE4_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:17698.1-17868.10.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Replacing existing blackbox module `\GTYE4_CHANNEL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:17870.1-18694.10.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Replacing existing blackbox module `\GTYE4_COMMON' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18696.1-18890.10.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18892.1-18903.10.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Replacing existing blackbox module `\OBUFDS_GTE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18905.1-18914.10.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Replacing existing blackbox module `\OBUFDS_GTE4_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18916.1-18926.10.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Replacing existing blackbox module `\GTM_DUAL' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18928.1-19573.10.
Generating RTLIL representation for module `\GTM_DUAL'.
Replacing existing blackbox module `\IBUFDS_GTM' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19575.1-19586.10.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Replacing existing blackbox module `\OBUFDS_GTM' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19588.1-19597.10.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Replacing existing blackbox module `\OBUFDS_GTM_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19599.1-19609.10.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Replacing existing blackbox module `\HSDAC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19611.1-19663.10.
Generating RTLIL representation for module `\HSDAC'.
Replacing existing blackbox module `\HSADC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19665.1-19721.10.
Generating RTLIL representation for module `\HSADC'.
Replacing existing blackbox module `\RFDAC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19723.1-19784.10.
Generating RTLIL representation for module `\RFDAC'.
Replacing existing blackbox module `\RFADC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19786.1-19852.10.
Generating RTLIL representation for module `\RFADC'.
Replacing existing blackbox module `\PCIE_A1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19854.1-20095.10.
Generating RTLIL representation for module `\PCIE_A1'.
Replacing existing blackbox module `\PCIE_EP' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:20097.1-20536.10.
Generating RTLIL representation for module `\PCIE_EP'.
Replacing existing blackbox module `\PCIE_2_0' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:20538.1-21131.10.
Generating RTLIL representation for module `\PCIE_2_0'.
Replacing existing blackbox module `\PCIE_2_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:21133.1-21826.10.
Generating RTLIL representation for module `\PCIE_2_1'.
Replacing existing blackbox module `\PCIE_3_0' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:21828.1-22732.10.
Generating RTLIL representation for module `\PCIE_3_0'.
Replacing existing blackbox module `\PCIE_3_1' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:22734.1-24000.10.
Generating RTLIL representation for module `\PCIE_3_1'.
Replacing existing blackbox module `\PCIE40E4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:24002.1-25229.10.
Generating RTLIL representation for module `\PCIE40E4'.
Replacing existing blackbox module `\PCIE4CE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:25231.1-26535.10.
Generating RTLIL representation for module `\PCIE4CE4'.
Replacing existing blackbox module `\EMAC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26537.1-26707.10.
Generating RTLIL representation for module `\EMAC'.
Replacing existing blackbox module `\TEMAC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26709.1-26953.10.
Generating RTLIL representation for module `\TEMAC'.
Replacing existing blackbox module `\TEMAC_SINGLE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26955.1-27084.10.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Replacing existing blackbox module `\CMAC' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:27086.1-27529.10.
Generating RTLIL representation for module `\CMAC'.
Replacing existing blackbox module `\CMACE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:27531.1-28029.10.
Generating RTLIL representation for module `\CMACE4'.
Replacing existing blackbox module `\MCB' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28031.1-28292.10.
Generating RTLIL representation for module `\MCB'.
Replacing existing blackbox module `\HBM_REF_CLK' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28295.1-28297.10.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Replacing existing blackbox module `\HBM_SNGLBLI_INTF_APB' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28300.1-28322.10.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Replacing existing blackbox module `\HBM_SNGLBLI_INTF_AXI' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28325.1-28390.10.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Replacing existing blackbox module `\HBM_ONE_STACK_INTF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28393.1-29293.10.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Replacing existing blackbox module `\HBM_TWO_STACK_INTF' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:29296.1-31092.10.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Replacing existing blackbox module `\PPC405_ADV' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31094.1-31298.10.
Generating RTLIL representation for module `\PPC405_ADV'.
Replacing existing blackbox module `\PPC440' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31300.1-31687.10.
Generating RTLIL representation for module `\PPC440'.
Replacing existing blackbox module `\PS7' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31690.1-32311.10.
Generating RTLIL representation for module `\PS7'.
Replacing existing blackbox module `\PS8' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:32314.1-33330.10.
Generating RTLIL representation for module `\PS8'.
Replacing existing blackbox module `\ILKN' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33332.1-33575.10.
Generating RTLIL representation for module `\ILKN'.
Replacing existing blackbox module `\ILKNE4' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33577.1-33820.10.
Generating RTLIL representation for module `\ILKNE4'.
Replacing existing blackbox module `\VCU' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33823.1-34053.10.
Generating RTLIL representation for module `\VCU'.
Replacing existing blackbox module `\FE' at /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:34055.1-34114.10.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v' to AST representation.
Replacing existing blackbox module `\CE_VCC' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:4.1-6.10.
Generating RTLIL representation for module `\CE_VCC'.
Replacing existing blackbox module `\SR_GND' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:8.1-10.10.
Generating RTLIL representation for module `\SR_GND'.
Replacing existing blackbox module `\SYN_OBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:12.1-14.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:16.1-18.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\FDRE_ZINI' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:20.1-28.10.
Generating RTLIL representation for module `\FDRE_ZINI'.
Replacing existing blackbox module `\FDSE_ZINI' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:30.1-38.10.
Generating RTLIL representation for module `\FDSE_ZINI'.
Replacing existing blackbox module `\FDCE_ZINI' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:40.1-48.10.
Generating RTLIL representation for module `\FDCE_ZINI'.
Replacing existing blackbox module `\FDPE_ZINI' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:50.1-58.10.
Generating RTLIL representation for module `\FDPE_ZINI'.
Replacing existing blackbox module `\CARRY_CO_DIRECT' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:64.1-68.10.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Replacing existing blackbox module `\CARRY_CO_LUT' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:71.1-75.10.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Replacing existing blackbox module `\CARRY_COUT_PLUG' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:78.1-86.10.
Generating RTLIL representation for module `\CARRY_COUT_PLUG'.
Replacing existing blackbox module `\CARRY4_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:88.1-247.10.
Generating RTLIL representation for module `\CARRY4_VPR'.
Replacing existing blackbox module `\DPRAM64_for_RAM128X1D' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:252.1-267.10.
Generating RTLIL representation for module `\DPRAM64_for_RAM128X1D'.
Replacing existing blackbox module `\DPRAM64' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:269.1-291.10.
Generating RTLIL representation for module `\DPRAM64'.
Replacing existing blackbox module `\DPRAM32' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:293.1-309.10.
Generating RTLIL representation for module `\DPRAM32'.
Replacing existing blackbox module `\SPRAM32' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:311.1-328.10.
Generating RTLIL representation for module `\SPRAM32'.
Replacing existing blackbox module `\DI64_STUB' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:330.1-334.10.
Generating RTLIL representation for module `\DI64_STUB'.
Replacing existing blackbox module `\DRAM_2_OUTPUT_STUB' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:338.1-346.10.
Generating RTLIL representation for module `\DRAM_2_OUTPUT_STUB'.
Replacing existing blackbox module `\DRAM_4_OUTPUT_STUB' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:348.1-356.10.
Generating RTLIL representation for module `\DRAM_4_OUTPUT_STUB'.
Replacing existing blackbox module `\DRAM_8_OUTPUT_STUB' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:358.1-370.10.
Generating RTLIL representation for module `\DRAM_8_OUTPUT_STUB'.
Replacing existing blackbox module `\RAMB18E1_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:375.1-531.10.
Generating RTLIL representation for module `\RAMB18E1_VPR'.
Replacing existing blackbox module `\RAMB36E1_PRIM' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:533.1-649.10.
Generating RTLIL representation for module `\RAMB36E1_PRIM'.
Replacing existing blackbox module `\SRLC32E_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:655.1-681.10.
Generating RTLIL representation for module `\SRLC32E_VPR'.
Replacing existing blackbox module `\SRLC16E_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:684.1-706.10.
Generating RTLIL representation for module `\SRLC16E_VPR'.
Replacing existing blackbox module `\IBUF_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:711.1-740.10.
Generating RTLIL representation for module `\IBUF_VPR'.
Replacing existing blackbox module `\OBUFT_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:742.1-784.10.
Generating RTLIL representation for module `\OBUFT_VPR'.
Replacing existing blackbox module `\IOBUF_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:787.1-841.10.
Generating RTLIL representation for module `\IOBUF_VPR'.
Replacing existing blackbox module `\OBUFTDS_M_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:844.1-878.10.
Generating RTLIL representation for module `\OBUFTDS_M_VPR'.
Replacing existing blackbox module `\OBUFTDS_S_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:880.1-907.10.
Generating RTLIL representation for module `\OBUFTDS_S_VPR'.
Replacing existing blackbox module `\IOBUFDS_M_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:910.1-958.10.
Generating RTLIL representation for module `\IOBUFDS_M_VPR'.
Replacing existing blackbox module `\IOBUFDS_S_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:960.1-991.10.
Generating RTLIL representation for module `\IOBUFDS_S_VPR'.
Replacing existing module `\T_INV' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:994.1-1001.10.
Generating RTLIL representation for module `\T_INV'.
Replacing existing blackbox module `\OSERDESE2_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1006.1-1072.10.
Generating RTLIL representation for module `\OSERDESE2_VPR'.
Replacing existing blackbox module `\ISERDESE2_IDELAY_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1074.1-1132.10.
Generating RTLIL representation for module `\ISERDESE2_IDELAY_VPR'.
Replacing existing blackbox module `\ISERDESE2_NO_IDELAY_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1134.1-1192.10.
Generating RTLIL representation for module `\ISERDESE2_NO_IDELAY_VPR'.
Replacing existing blackbox module `\IDDR_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1198.1-1223.10.
Generating RTLIL representation for module `\IDDR_VPR'.
Replacing existing blackbox module `\ODDR_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1226.1-1248.10.
Generating RTLIL representation for module `\ODDR_VPR'.
Replacing existing blackbox module `\IDELAYE2_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1253.1-1295.10.
Generating RTLIL representation for module `\IDELAYE2_VPR'.
Replacing existing blackbox module `\BUFGCTRL_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1301.1-1327.10.
Generating RTLIL representation for module `\BUFGCTRL_VPR'.
Replacing existing blackbox module `\BUFHCE_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1330.1-1345.10.
Generating RTLIL representation for module `\BUFHCE_VPR'.
Replacing existing blackbox module `\PLLE2_ADV_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1352.1-1491.10.
Generating RTLIL representation for module `\PLLE2_ADV_VPR'.
Replacing existing blackbox module `\MMCME2_ADV_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1495.1-1687.10.
Generating RTLIL representation for module `\MMCME2_ADV_VPR'.
Replacing existing blackbox module `\PS7_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1693.1-2295.10.
Generating RTLIL representation for module `\PS7_VPR'.
Replacing existing blackbox module `\BANK' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2297.1-2305.10.
Generating RTLIL representation for module `\BANK'.
Replacing existing blackbox module `\IPAD_GTP_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2307.1-2313.10.
Generating RTLIL representation for module `\IPAD_GTP_VPR'.
Replacing existing blackbox module `\OPAD_GTP_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2315.1-2321.10.
Generating RTLIL representation for module `\OPAD_GTP_VPR'.
Replacing existing blackbox module `\IBUFDS_GTE2_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2323.1-2333.10.
Generating RTLIL representation for module `\IBUFDS_GTE2_VPR'.
Replacing existing blackbox module `\GTPE2_COMMON_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2335.1-2409.10.
Generating RTLIL representation for module `\GTPE2_COMMON_VPR'.
Replacing existing blackbox module `\GTPE2_CHANNEL_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2411.1-2882.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL_VPR'.
Replacing existing blackbox module `\PCIE_2_1_VPR' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2884.1-3577.10.
Generating RTLIL representation for module `\PCIE_2_1_VPR'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v' to AST representation.
Replacing existing blackbox module `\IBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:1.1-17.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\OBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:19.1-35.10.
Generating RTLIL representation for module `\OBUF'.
Replacing existing blackbox module `\SYN_OBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:37.1-42.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:44.1-49.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\OBUFDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:51.1-68.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFTDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:70.1-88.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\IOBUF' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:90.1-112.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:114.1-129.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\IOBUFDS' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:131.1-145.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:147.1-157.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:159.1-646.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Successfully finished Verilog frontend.

30. Executing HIERARCHY pass (managing design hierarchy).

30.1. Analyzing design hierarchy..
Top module:  \simpleCounter

30.2. Analyzing design hierarchy..
Top module:  \simpleCounter
Removed 0 unused modules.

31. Executing RTLIL backend.
Output filename: simpleCounter.json.pre_abc9.ilang

32. Executing SYNTH_XILINX pass.

32.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

32.2. Executing TECHMAP pass (map to technology primitives).

32.2.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

32.2.2. Continuing TECHMAP pass.
No more expansions possible.

32.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

32.4. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/abc9_model.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

32.5. Executing ABC9 pass.

32.5.1. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.2. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module simpleCounter.
Found 0 SCCs.

32.5.4. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.5. Executing PROC pass (convert processes to netlists).

32.5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

32.5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

32.5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

32.5.5.4. Executing PROC_INIT pass (extract init attributes).

32.5.5.5. Executing PROC_ARST pass (detect async resets in processes).

32.5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

32.5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

32.5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

32.5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

32.5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

32.5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

32.5.5.12. Executing OPT_EXPR pass (perform const folding).

32.5.6. Executing TECHMAP pass (map to technology primitives).

32.5.6.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.5.6.2. Continuing TECHMAP pass.
No more expansions possible.

32.5.7. Executing OPT pass (performing simple optimizations).

32.5.7.1. Executing OPT_EXPR pass (perform const folding).

32.5.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

32.5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

32.5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

32.5.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

32.5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

32.5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

32.5.7.8. Executing OPT_EXPR pass (perform const folding).

32.5.7.9. Finished OPT passes. (There is nothing left to do.)

32.5.8. Executing TECHMAP pass (map to technology primitives).

32.5.8.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

32.5.8.2. Continuing TECHMAP pass.
No more expansions possible.

32.5.9. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

32.5.10. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.11. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.12. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.13. Executing AIGMAP pass (map logic to AIG).
Module simpleCounter: replaced 0 cells with 0 new cells, skipped 81 cells.
  not replaced 25 cell types:
       3 IBUF
       4 OBUF
      31 FDRE
       1 $paramod\LUT2\INIT=4'0100
       1 $paramod\LUT2\INIT=4'0001
       1 $paramod\LUT5\INIT=32'00000000000000000000000011110100
       1 $paramod\LUT4\INIT=16'1000000000000000
       1 $paramod$010b82988e5bf8fb52ec08472f949189ff9f72eb\LUT6
       5 $paramod\LUT2\INIT=4'1000
       1 $paramod$e21ef922631554a2b1e65f958db833b8d8f2d51d\LUT6
       1 $paramod\LUT5\INIT=32'00000000111101000000000000000000
       1 $paramod\LUT5\INIT=32'00000000111110000000000000000000
       1 $paramod\LUT2\INIT=4'1110
       1 $paramod$8b79ae278bf386eb9bc3579e1633a829574ca7c7\LUT6
       1 $paramod\LUT3\INIT=8'00000001
       3 $paramod\LUT4\INIT=16'0111111110000000
       4 $paramod$492504319aaaedd247a3255e8ac4e753d3714520\LUT6
       2 $paramod$1748e2cfd00cf30cf96901df72f630e43fe5ed9f\LUT6
       1 $paramod\LUT5\INIT=32'01111111111111111000000000000000
       1 $paramod\LUT3\INIT=8'11010010
       2 $paramod\LUT4\INIT=16'1101111100100000
       1 $paramod\LUT4\INIT=16'0000000011111110
       8 $paramod\LUT5\INIT=32'00000000111111101111111000000000
       1 $paramod\LUT5\INIT=32'11011111111111110010000000000000
       4 $paramod$80e37efb710464287517f512e4fdd2561e163383\LUT6

32.5.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

32.5.13.3. Executing XAIGER backend.
Extracted 0 AND gates and 86 wires from module `simpleCounter' to a netlist network with 84 inputs and 81 outputs.

32.5.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

32.5.13.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     84/     81  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     84/     81  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 0  bb = 0
ABC: + &if -W 300 -D 5000 -v 
ABC: K = 6. Memory (bytes): Truth =    0. Cut =   56. Obj =  136. Set =  600. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     84/     81  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

32.5.13.6. Executing AIGER frontend.
Removed 0 unused cells and 183 unused wires.

32.5.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:       45
Removing temp directory.

32.5.14. Executing TECHMAP pass (map to technology primitives).

32.5.14.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

32.5.14.2. Continuing TECHMAP pass.
Using template $paramod$492504319aaaedd247a3255e8ac4e753d3714520\LUT6 for cells of type $paramod$492504319aaaedd247a3255e8ac4e753d3714520\LUT6.
Using template $paramod\LUT2\INIT=4'1000 for cells of type $paramod\LUT2\INIT=4'1000.
Using template $paramod$80e37efb710464287517f512e4fdd2561e163383\LUT6 for cells of type $paramod$80e37efb710464287517f512e4fdd2561e163383\LUT6.
Using template $paramod\LUT2\INIT=4'1110 for cells of type $paramod\LUT2\INIT=4'1110.
Using template $paramod\LUT5\INIT=32'00000000111111101111111000000000 for cells of type $paramod\LUT5\INIT=32'00000000111111101111111000000000.
Using template $paramod\LUT4\INIT=16'0111111110000000 for cells of type $paramod\LUT4\INIT=16'0111111110000000.
Using template $paramod\LUT4\INIT=16'1000000000000000 for cells of type $paramod\LUT4\INIT=16'1000000000000000.
Using template $paramod\LUT5\INIT=32'11011111111111110010000000000000 for cells of type $paramod\LUT5\INIT=32'11011111111111110010000000000000.
Using template $paramod\LUT2\INIT=4'0100 for cells of type $paramod\LUT2\INIT=4'0100.
Using template $paramod\LUT2\INIT=4'0001 for cells of type $paramod\LUT2\INIT=4'0001.
Using template $paramod$010b82988e5bf8fb52ec08472f949189ff9f72eb\LUT6 for cells of type $paramod$010b82988e5bf8fb52ec08472f949189ff9f72eb\LUT6.
Using template $paramod$e21ef922631554a2b1e65f958db833b8d8f2d51d\LUT6 for cells of type $paramod$e21ef922631554a2b1e65f958db833b8d8f2d51d\LUT6.
Using template $paramod\LUT5\INIT=32'00000000000000000000000011110100 for cells of type $paramod\LUT5\INIT=32'00000000000000000000000011110100.
Using template $paramod\LUT5\INIT=32'00000000111101000000000000000000 for cells of type $paramod\LUT5\INIT=32'00000000111101000000000000000000.
Using template $paramod\LUT4\INIT=16'0000000011111110 for cells of type $paramod\LUT4\INIT=16'0000000011111110.
Using template $paramod\LUT4\INIT=16'1101111100100000 for cells of type $paramod\LUT4\INIT=16'1101111100100000.
Using template $paramod\LUT3\INIT=8'11010010 for cells of type $paramod\LUT3\INIT=8'11010010.
Using template $paramod\LUT5\INIT=32'00000000111110000000000000000000 for cells of type $paramod\LUT5\INIT=32'00000000111110000000000000000000.
Using template $paramod\LUT5\INIT=32'01111111111111111000000000000000 for cells of type $paramod\LUT5\INIT=32'01111111111111111000000000000000.
Using template $paramod$8b79ae278bf386eb9bc3579e1633a829574ca7c7\LUT6 for cells of type $paramod$8b79ae278bf386eb9bc3579e1633a829574ca7c7\LUT6.
Using template $paramod$1748e2cfd00cf30cf96901df72f630e43fe5ed9f\LUT6 for cells of type $paramod$1748e2cfd00cf30cf96901df72f630e43fe5ed9f\LUT6.
Using template $paramod\LUT3\INIT=8'00000001 for cells of type $paramod\LUT3\INIT=8'00000001.
No more expansions possible.
Removed 0 unused cells and 311 unused wires.

32.6. Executing TECHMAP pass (map to technology primitives).

32.6.1. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

32.6.2. Executing Verilog-2005 frontend: /home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

32.6.3. Continuing TECHMAP pass.
No more expansions possible.

32.7. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in simpleCounter.

32.8. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in simpleCounter.

33. Executing RTLIL backend.
Output filename: simpleCounter.json.post_abc9.ilang

34. Executing TECHMAP pass (map to technology primitives).

34.1. Executing Verilog-2005 frontend: /home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v
Parsing Verilog input from `/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\CESR_MUX'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:4283: Warning: Replacing floating point parameter _TECHMAP_REPLACE_.CLKIN1_PERIOD = 0.000000 with string.
/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:4283: Warning: Replacing floating point parameter _TECHMAP_REPLACE_.REF_JITTER1 = 0.100000 with string.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\CARRY4_FIX'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\PCIE_2_1'.
Successfully finished Verilog frontend.

34.2. Continuing TECHMAP pass.
Using template $paramod$74e41e3a78c8d39e82f185afea06c4620a8b6947\IBUF for cells of type IBUF.
Using template $paramod$3fe13e207c7643334dbaf34e27ccc0c4aace0f4f\IBUF for cells of type IBUF.
Using template $paramod\FDRE\INIT=1'x for cells of type FDRE.
Using template $paramod$91f05e97ef3e75482754bbf15d4a4b7d81a2ec1d\IBUF for cells of type IBUF.
Using template $paramod\LUT5\INIT=32'00000000000000000000000011110100 for cells of type LUT5.
Using template $paramod$8b79ae278bf386eb9bc3579e1633a829574ca7c7\LUT6 for cells of type LUT6.
Using template $paramod\LUT5\INIT=32'00000000111101000000000000000000 for cells of type LUT5.
Using template $paramod\LUT4\INIT=16'0000000011111110 for cells of type LUT4.
Using template $paramod\LUT5\INIT=32'00000000111111101111111000000000 for cells of type LUT5.
Using template $paramod\LUT2\INIT=4'1000 for cells of type LUT2.
Using template $paramod$80e37efb710464287517f512e4fdd2561e163383\LUT6 for cells of type LUT6.
Using template $paramod\LUT4\INIT=16'0111111110000000 for cells of type LUT4.
Using template $paramod\LUT3\INIT=8'00000001 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1000000000000000 for cells of type LUT4.
Using template $paramod$492504319aaaedd247a3255e8ac4e753d3714520\LUT6 for cells of type LUT6.
Using template $paramod$1748e2cfd00cf30cf96901df72f630e43fe5ed9f\LUT6 for cells of type LUT6.
Using template $paramod\LUT5\INIT=32'01111111111111111000000000000000 for cells of type LUT5.
Using template $paramod\LUT2\INIT=4'0100 for cells of type LUT2.
Using template $paramod\LUT2\INIT=4'0001 for cells of type LUT2.
Using template $paramod$010b82988e5bf8fb52ec08472f949189ff9f72eb\LUT6 for cells of type LUT6.
Using template $paramod$e21ef922631554a2b1e65f958db833b8d8f2d51d\LUT6 for cells of type LUT6.
Using template $paramod\LUT5\INIT=32'00000000111110000000000000000000 for cells of type LUT5.
Using template $paramod\LUT2\INIT=4'1110 for cells of type LUT2.
Using template $paramod\LUT3\INIT=8'11010010 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1101111100100000 for cells of type LUT4.
Using template $paramod\LUT5\INIT=32'11011111111111110010000000000000 for cells of type LUT5.
Using template $paramod$59ca321abc7794f15734e16fd2e5bc812f55edb8\OBUF for cells of type OBUF.
Using template $paramod$ac1ec13961f34248d86c3cf1ef4281996ebedf81\OBUF for cells of type OBUF.
Using template $paramod$8e8695cf9c192d3f5c0abb4f09f698ebf802419c\OBUF for cells of type OBUF.
Using template $paramod$6d433e75388c4b6f7119348c8cd538e7679c10a3\OBUF for cells of type OBUF.
Using template $paramod$9f222b7fb826c377574e849545dcc02d21dfecc6\OBUFT for cells of type OBUFT.
Using template $paramod$3c9ad296ec73b0fa0b839c7f4ef8e304256eb963\OBUFT for cells of type OBUFT.
Using template $paramod$3ce255a57d6339b46117f1909151f6bd2ad8467f\OBUFT for cells of type OBUFT.
Using template $paramod$ad8dc84d55b9da533f860bb357baec70dcf8c7aa\OBUFT for cells of type OBUFT.
Using template $paramod$5f7ef2fd5cf2f9594ea7c5c61ee49f933fa147f4\CESR_MUX for cells of type CESR_MUX.
Using template $paramod$6d89ede90d4199a51d45375544178c5a97409337\CESR_MUX for cells of type CESR_MUX.
No more expansions possible.

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module simpleCounter.

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simpleCounter..
Removed 0 unused cells and 552 unused wires.

37. Executing SETUNDEF pass (replace undef values with defined constants).

38. Printing statistics.

=== simpleCounter ===

   Number of wires:                132
   Number of wire bits:            216
   Number of public wires:          14
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     $lut                           56
     CE_VCC                         31
     FDRE_ZINI                      31
     IBUF_VPR                        3
     MUXF6                          13
     OBUFT_VPR                       4
     SR_GND                         20
     T_INV                           4

39. Executing ATTRMAP pass (move or copy attributes).
Removed attribute on simpleCounter.my_debounceCounter.clk: hdlname="my_debounceCounter clk"
Removed attribute on simpleCounter.my_debounceCounter.clrTimer: hdlname="my_debounceCounter clrTimer"
Removed attribute on simpleCounter.my_debounceCounter.count: hdlname="my_debounceCounter count"
Removed attribute on simpleCounter.my_debounceCounter.noisy: hdlname="my_debounceCounter noisy"
Removed attribute on simpleCounter.my_debounceCounter.reset: hdlname="my_debounceCounter reset"

40. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

41. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$3673 in module FDRE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$3677 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$3695 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$3699 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938 in module RAM64X1D.
Removed a total of 0 dead cases.

42. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 87 assignments to connections.

43. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3716'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3720'.
  Set init value: \Q = 1'0
Found init rule in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3734'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3738'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3676'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3680'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3698'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3702'.
  Set init value: \Q = 1'1
Found init rule in `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$4023'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$4179'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$4180'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$4181'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$4182'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$3903'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$3930'.
  Set init value: \mem = 0
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$4331'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$4332'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$4333'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$4334'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3975'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$4409'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$4416'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$4419'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$4426'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$4433'.
  Set init value: \r = 0

44. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLR in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714'.
Found async reset \CLR in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717'.
Found async reset \PRE in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732'.
Found async reset \PRE in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735'.

45. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3716'.
Creating decoders for process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3720'.
Creating decoders for process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3734'.
Creating decoders for process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3738'.
Creating decoders for process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3676'.
Creating decoders for process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$3673'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3680'.
Creating decoders for process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$3677'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3698'.
Creating decoders for process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$3695'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3702'.
Creating decoders for process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$3699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$4023'.
Creating decoders for process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
     1/4: $1$lookahead\mem$3985[127:0]$3994
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3980[127:0]$3992
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3979[127:0]$3991
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3981[6:0]$3993
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$4179'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$4180'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$4181'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$4182'.
Creating decoders for process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
     1/16: $1$lookahead\mem_d$4055[63:0]$4088
     2/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4037[63:0]$4083
     3/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4036[63:0]$4082
     4/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4038[31:0]$4084
     5/16: $1$lookahead\mem_c$4054[63:0]$4087
     6/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4034[63:0]$4080
     7/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4033[63:0]$4079
     8/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4035[31:0]$4081
     9/16: $1$lookahead\mem_b$4053[63:0]$4086
    10/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4031[63:0]$4077
    11/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4030[63:0]$4076
    12/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4032[31:0]$4078
    13/16: $1$lookahead\mem_a$4052[63:0]$4085
    14/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4028[63:0]$4074
    15/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4027[63:0]$4073
    16/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4029[31:0]$4075
Creating decoders for process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$3903'.
Creating decoders for process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
     1/4: $1$lookahead\mem$3871[31:0]$3880
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3866[31:0]$3878
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3865[31:0]$3877
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3867[4:0]$3879
Creating decoders for process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$3930'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
     1/4: $1$lookahead\mem$3910[31:0]$3919
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3905[31:0]$3917
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3904[31:0]$3916
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3906[4:0]$3918
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$4331'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$4332'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$4333'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$4334'.
Creating decoders for process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
     1/16: $1$lookahead\mem_d$4227[63:0]$4260
     2/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4217[63:0]$4255
     3/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4216[63:0]$4254
     4/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4218[5:0]$4256
     5/16: $1$lookahead\mem_c$4226[63:0]$4259
     6/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4214[63:0]$4252
     7/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4213[63:0]$4251
     8/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4215[5:0]$4253
     9/16: $1$lookahead\mem_b$4225[63:0]$4258
    10/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4211[63:0]$4249
    11/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4210[63:0]$4248
    12/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4212[5:0]$4250
    13/16: $1$lookahead\mem_a$4224[63:0]$4257
    14/16: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4208[63:0]$4246
    15/16: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4207[63:0]$4245
    16/16: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4209[5:0]$4247
Creating decoders for process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3975'.
Creating decoders for process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
     1/4: $1$lookahead\mem$3937[63:0]$3946
     2/4: $1$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3932[63:0]$3944
     3/4: $1$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3931[63:0]$3943
     4/4: $1$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3933[5:0]$3945
Creating decoders for process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$4409'.
Creating decoders for process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$4408'.
Creating decoders for process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$4416'.
Creating decoders for process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$4415'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$4419'.
Creating decoders for process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$4418'.
Creating decoders for process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$4426'.
Creating decoders for process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$4425'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$4433'.
Creating decoders for process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$4432'.
     1/1: $0\r[31:0]

46. Executing PROC_DLATCH pass (convert process syncs to latches).

47. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714'.
  created $adff cell `$procdff$5215' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717'.
  created $adff cell `$procdff$5216' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732'.
  created $adff cell `$procdff$5217' with positive edge clock and positive level reset.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735'.
  created $adff cell `$procdff$5218' with negative edge clock and positive level reset.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$3673'.
  created $dff cell `$procdff$5219' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$3677'.
  created $dff cell `$procdff$5220' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$3695'.
  created $dff cell `$procdff$5221' with positive edge clock.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$3699'.
  created $dff cell `$procdff$5222' with negative edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
  created $dff cell `$procdff$5223' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3979' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
  created $dff cell `$procdff$5224' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3980' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
  created $dff cell `$procdff$5225' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3981' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
  created $dff cell `$procdff$5226' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$3985' using process `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
  created $dff cell `$procdff$5227' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5228' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5229' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5230' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5231' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4027' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5232' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4028' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5233' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$4029' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5234' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4030' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5235' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4031' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5236' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$4032' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5237' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4033' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5238' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4034' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5239' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$4035' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5240' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4036' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5241' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4037' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5242' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$4038' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5243' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$4052' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5244' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$4053' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5245' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$4054' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5246' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$4055' using process `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
  created $dff cell `$procdff$5247' with positive edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
  created $dff cell `$procdff$5248' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3865' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
  created $dff cell `$procdff$5249' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3866' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
  created $dff cell `$procdff$5250' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3867' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
  created $dff cell `$procdff$5251' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$3871' using process `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
  created $dff cell `$procdff$5252' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
  created $dff cell `$procdff$5253' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3904' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
  created $dff cell `$procdff$5254' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3905' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
  created $dff cell `$procdff$5255' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3906' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
  created $dff cell `$procdff$5256' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$3910' using process `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
  created $dff cell `$procdff$5257' with negative edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5258' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5259' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5260' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5261' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4207' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5262' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4208' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5263' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$4209' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5264' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4210' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5265' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4211' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5266' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$4212' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5267' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4213' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5268' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4214' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5269' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$4215' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5270' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4216' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5271' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4217' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5272' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$4218' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5273' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$4224' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5274' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$4225' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5275' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$4226' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5276' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$4227' using process `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
  created $dff cell `$procdff$5277' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
  created $dff cell `$procdff$5278' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3931' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
  created $dff cell `$procdff$5279' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3932' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
  created $dff cell `$procdff$5280' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3933' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
  created $dff cell `$procdff$5281' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$3937' using process `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
  created $dff cell `$procdff$5282' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$4408'.
  created $dff cell `$procdff$5283' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$4415'.
  created $dff cell `$procdff$5284' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$4418'.
  created $dff cell `$procdff$5285' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$4425'.
  created $dff cell `$procdff$5286' with positive edge clock.
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$4432'.
  created $dff cell `$procdff$5287' with positive edge clock.

48. Executing PROC_MEMWR pass (convert process memory writes to cells).

49. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3716'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714'.
Removing empty process `FDCE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$3714'.
Removing empty process `FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3720'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717'.
Removing empty process `FDCE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$3717'.
Removing empty process `FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3734'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732'.
Removing empty process `FDPE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$3732'.
Removing empty process `FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3738'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735'.
Removing empty process `FDPE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$3735'.
Removing empty process `FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3676'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$3673'.
Removing empty process `FDRE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$3673'.
Removing empty process `FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3680'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$3677'.
Removing empty process `FDRE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$3677'.
Removing empty process `FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3698'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$3695'.
Removing empty process `FDSE.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$3695'.
Removing empty process `FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$3702'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$3699'.
Removing empty process `FDSE_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$3699'.
Removing empty process `RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$4023'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
Removing empty process `RAM128X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3986'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$4179'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$4180'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$4181'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$4182'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
Removing empty process `RAM32M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$4056'.
Removing empty process `RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$3903'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
Removing empty process `RAM32X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$3872'.
Removing empty process `RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$3930'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
Removing empty process `RAM32X1D_1.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$3911'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$4331'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$4332'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$4333'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$4334'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
Removing empty process `RAM64M.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$4228'.
Removing empty process `RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3975'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
Removing empty process `RAM64X1D.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$3938'.
Removing empty process `SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$4409'.
Removing empty process `SRL16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$4408'.
Removing empty process `SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$4416'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$4415'.
Removing empty process `SRL16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$4415'.
Removing empty process `SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$4419'.
Removing empty process `SRLC16.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$4418'.
Removing empty process `SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$4426'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$4425'.
Removing empty process `SRLC16E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$4425'.
Removing empty process `SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$4433'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$4432'.
Removing empty process `SRLC32E.$proc$/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$4432'.
Cleaned up 21 empty switches.

50. Executing JSON backend.

51. Executing Verilog backend.

51.1. Executing BMUXMAP pass.

51.2. Executing DEMUXMAP pass.
Dumping module `\simpleCounter'.

Warnings: 5 unique messages, 6 total
End of script. Logfile hash: bd0e983fd2, CPU: user 3.87s system 0.07s, MEM: 312.25 MB peak
Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/home/emonlux/miniconda3/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 57% 43x read_verilog (2 sec), 8% 1x tcl (0 sec), ...
