Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 09:33 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 09:39 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 09:43 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 09:49 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 10:26 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
With selected criteria, DVE has found 'results at time 174005000
    Testbench_FPU_Add_Subt.uut.Add_Subt_Sgf_module.Data_Result_o[25:0]'.
With selected criteria, DVE has found 'results at time 173935000
    Testbench_FPU_Add_Subt.uut.Add_Subt_Sgf_module.Data_Result_o[25:0]'.
With selected criteria, DVE has found 'results at time 173835000
    Testbench_FPU_Add_Subt.uut.Add_Subt_Sgf_module.Data_Result_o[25:0]'.
With selected criteria, DVE has found 'results at time 173765000
    Testbench_FPU_Add_Subt.uut.Add_Subt_Sgf_module.Data_Result_o[25:0]'.
ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 11 11:36 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
ok

ok

ok

ok

0
0

0
0

0
0

0
0

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

0
0

0
0

0
0

gui/dve/libraries/syn/generic.sdb'
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/generic.sdb'
ok

dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
Warning: [DVSC013] 
Cannot open path schematic for EMPTY object.
Please select a valid object.
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
Warning: No connection needs to be expanded.
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
dve> 
ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 174035000 ps
CPU Time:      0.640 seconds;       Data structure size:   0.1Mb
Tue Oct 11 15:24:51 2016
