<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › sh › ssi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ssi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Serial Sound Interface (I2S) support for SH7760/SH7780</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007 Manuel Lauss &lt;mano@roarinelk.homelinux.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  licensed under the terms outlined in the file COPYING at the root</span>
<span class="cm"> *  of the linux kernel sources.</span>
<span class="cm"> *</span>
<span class="cm"> * dont forget to set IPSEL/OMSEL register bits (in your board code) to</span>
<span class="cm"> * enable SSI output pins!</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * LIMITATIONS:</span>
<span class="cm"> *	The SSI unit has only one physical data line, so full duplex is</span>
<span class="cm"> *	impossible.  This can be remedied  on the  SH7760 by  using the</span>
<span class="cm"> *	other SSI unit for recording; however the SH7780 has only 1 SSI</span>
<span class="cm"> *	unit, and its pins are shared with the AC97 unit,  among others.</span>
<span class="cm"> *</span>
<span class="cm"> * FEATURES:</span>
<span class="cm"> *	The SSI features &quot;compressed mode&quot;: in this mode it continuously</span>
<span class="cm"> *	streams PCM data over the I2S lines and uses LRCK as a handshake</span>
<span class="cm"> *	signal.  Can be used to send compressed data (AC3/DTS) to a DSP.</span>
<span class="cm"> *	The number of bits sent over the wire in a frame can be adjusted</span>
<span class="cm"> *	and can be independent from the actual sample bit depth. This is</span>
<span class="cm"> *	useful to support TDM mode codecs like the AD1939 which have a</span>
<span class="cm"> *	fixed TDM slot size, regardless of sample resolution.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/initval.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define SSICR	0x00</span>
<span class="cp">#define SSISR	0x04</span>

<span class="cp">#define CR_DMAEN	(1 &lt;&lt; 28)</span>
<span class="cp">#define CR_CHNL_SHIFT	22</span>
<span class="cp">#define CR_CHNL_MASK	(3 &lt;&lt; CR_CHNL_SHIFT)</span>
<span class="cp">#define CR_DWL_SHIFT	19</span>
<span class="cp">#define CR_DWL_MASK	(7 &lt;&lt; CR_DWL_SHIFT)</span>
<span class="cp">#define CR_SWL_SHIFT	16</span>
<span class="cp">#define CR_SWL_MASK	(7 &lt;&lt; CR_SWL_SHIFT)</span>
<span class="cp">#define CR_SCK_MASTER	(1 &lt;&lt; 15)	</span><span class="cm">/* bitclock master bit */</span><span class="cp"></span>
<span class="cp">#define CR_SWS_MASTER	(1 &lt;&lt; 14)	</span><span class="cm">/* wordselect master bit */</span><span class="cp"></span>
<span class="cp">#define CR_SCKP		(1 &lt;&lt; 13)	</span><span class="cm">/* I2Sclock polarity */</span><span class="cp"></span>
<span class="cp">#define CR_SWSP		(1 &lt;&lt; 12)	</span><span class="cm">/* LRCK polarity */</span><span class="cp"></span>
<span class="cp">#define CR_SPDP		(1 &lt;&lt; 11)</span>
<span class="cp">#define CR_SDTA		(1 &lt;&lt; 10)	</span><span class="cm">/* i2s alignment (msb/lsb) */</span><span class="cp"></span>
<span class="cp">#define CR_PDTA		(1 &lt;&lt; 9)	</span><span class="cm">/* fifo data alignment */</span><span class="cp"></span>
<span class="cp">#define CR_DEL		(1 &lt;&lt; 8)	</span><span class="cm">/* delay data by 1 i2sclk */</span><span class="cp"></span>
<span class="cp">#define CR_BREN		(1 &lt;&lt; 7)	</span><span class="cm">/* clock gating in burst mode */</span><span class="cp"></span>
<span class="cp">#define CR_CKDIV_SHIFT	4</span>
<span class="cp">#define CR_CKDIV_MASK	(7 &lt;&lt; CR_CKDIV_SHIFT)	</span><span class="cm">/* bitclock divider */</span><span class="cp"></span>
<span class="cp">#define CR_MUTE		(1 &lt;&lt; 3)	</span><span class="cm">/* SSI mute */</span><span class="cp"></span>
<span class="cp">#define CR_CPEN		(1 &lt;&lt; 2)	</span><span class="cm">/* compressed mode */</span><span class="cp"></span>
<span class="cp">#define CR_TRMD		(1 &lt;&lt; 1)	</span><span class="cm">/* transmit/receive select */</span><span class="cp"></span>
<span class="cp">#define CR_EN		(1 &lt;&lt; 0)	</span><span class="cm">/* enable SSI */</span><span class="cp"></span>

<span class="cp">#define SSIREG(reg)	(*(unsigned long *)(ssi-&gt;mmio + (reg)))</span>

<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmio</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sysclk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">inuse</span><span class="p">;</span>
<span class="p">}</span> <span class="n">ssi_cpu_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7760)</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mmio</span>	<span class="o">=</span> <span class="mh">0xFE680000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mmio</span>	<span class="o">=</span> <span class="mh">0xFE690000</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#elif defined(CONFIG_CPU_SUBTYPE_SH7780)</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mmio</span>	<span class="o">=</span> <span class="mh">0xFFE70000</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#else</span>
<span class="cp">#error &quot;Unsupported SuperH SoC&quot;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * track usage of the SSI; it is simplex-only so prevent attempts of</span>
<span class="cm"> * concurrent playback + capture. FIXME: any locking required?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssi</span><span class="o">-&gt;</span><span class="n">inuse</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: already in use!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">ssi</span><span class="o">-&gt;</span><span class="n">inuse</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssi_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>

	<span class="n">ssi</span><span class="o">-&gt;</span><span class="n">inuse</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_START</span>:
		<span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">|=</span> <span class="n">CR_DMAEN</span> <span class="o">|</span> <span class="n">CR_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_STOP</span>:
		<span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CR_DMAEN</span> <span class="o">|</span> <span class="n">CR_EN</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ssicr</span> <span class="o">=</span> <span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span><span class="p">,</span> <span class="n">channels</span><span class="p">,</span> <span class="n">swl</span><span class="p">,</span> <span class="n">recv</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">channels</span> <span class="o">=</span> <span class="n">params_channels</span><span class="p">(</span><span class="n">params</span><span class="p">);</span>
	<span class="n">bits</span> <span class="o">=</span> <span class="n">params</span><span class="o">-&gt;</span><span class="n">msbits</span><span class="p">;</span>
	<span class="n">recv</span> <span class="o">=</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi_hw_params() enter</span><span class="se">\n</span><span class="s">ssicr was    %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ssicr</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;bits: %u channels: %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">channels</span><span class="p">);</span>

	<span class="n">ssicr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CR_TRMD</span> <span class="o">|</span> <span class="n">CR_CHNL_MASK</span> <span class="o">|</span> <span class="n">CR_DWL_MASK</span> <span class="o">|</span> <span class="n">CR_PDTA</span> <span class="o">|</span>
		   <span class="n">CR_SWL_MASK</span><span class="p">);</span>

	<span class="cm">/* direction (send/receive) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">recv</span><span class="p">)</span>
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_TRMD</span><span class="p">;</span>	<span class="cm">/* transmit */</span>

	<span class="cm">/* channels */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">channels</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">channels</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">channels</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid number of channels</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ssicr</span> <span class="o">|=</span> <span class="p">((</span><span class="n">channels</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">CR_CHNL_SHIFT</span><span class="p">;</span>

	<span class="cm">/* DATA WORD LENGTH (DWL): databits in audio sample */</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bits</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">32</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">22</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">20</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">18</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
		 <span class="n">ssicr</span> <span class="o">|=</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="n">CR_DWL_SHIFT</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:	 <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid sample width</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SYSTEM WORD LENGTH: size in bits of half a frame over the I2S</span>
<span class="cm">	 * wires. This is usually bits_per_sample x channels/2;  i.e. in</span>
<span class="cm">	 * Stereo mode  the SWL equals DWL.  SWL can  be bigger than the</span>
<span class="cm">	 * product of (channels_per_slot x samplebits), e.g.  for codecs</span>
<span class="cm">	 * like the AD1939 which  only accept 32bit wide TDM slots.  For</span>
<span class="cm">	 * &quot;standard&quot; I2S operation we set SWL = chans / 2 * DWL here.</span>
<span class="cm">	 * Waiting for ASoC to get TDM support ;-)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">bits</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">bits</span> <span class="o">&lt;=</span> <span class="mi">24</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">bits</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>	<span class="cm">/* these are padded by the SSI */</span>
		<span class="cm">/*ssicr |= CR_PDTA;*/</span> <span class="cm">/* cpu/data endianness ? */</span>
	<span class="p">}</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">swl</span> <span class="o">=</span> <span class="p">(</span><span class="n">bits</span> <span class="o">*</span> <span class="n">channels</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">swl</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">256</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">128</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">64</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">48</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
		  <span class="n">ssicr</span> <span class="o">|=</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="n">CR_SWL_SHIFT</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:   <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid system word length computed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">=</span> <span class="n">ssicr</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi_hw_params() leave</span><span class="se">\n</span><span class="s">ssicr is now %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ssicr</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_set_sysclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">cpu_dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk_id</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">cpu_dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>

	<span class="n">ssi</span><span class="o">-&gt;</span><span class="n">sysclk</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This divider is used to generate the SSI_SCK (I2S bitclock) from the</span>
<span class="cm"> * clock at the HAC_BIT_CLK (&quot;oversampling clock&quot;) pin.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_set_clkdiv</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">did</span><span class="p">,</span> <span class="kt">int</span> <span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ssicr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ssicr</span> <span class="o">=</span> <span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CR_CKDIV_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>: <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:  <span class="o">++</span><span class="n">i</span><span class="p">;</span>
		 <span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">=</span> <span class="n">ssicr</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="n">CR_CKDIV_SHIFT</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">1</span>:  <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid sck divider %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssi_set_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssi_priv</span> <span class="o">*</span><span class="n">ssi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_cpu_data</span><span class="p">[</span><span class="n">dai</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ssicr</span> <span class="o">=</span> <span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi_set_fmt()</span><span class="se">\n</span><span class="s">ssicr was    0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ssicr</span><span class="p">);</span>

	<span class="n">ssicr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CR_DEL</span> <span class="o">|</span> <span class="n">CR_PDTA</span> <span class="o">|</span> <span class="n">CR_BREN</span> <span class="o">|</span> <span class="n">CR_SWSP</span> <span class="o">|</span> <span class="n">CR_SCKP</span> <span class="o">|</span>
		   <span class="n">CR_SWS_MASTER</span> <span class="o">|</span> <span class="n">CR_SCK_MASTER</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_I2S</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_RIGHT_J</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_DEL</span> <span class="o">|</span> <span class="n">CR_PDTA</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_LEFT_J</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_DEL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: unsupported format</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_CLOCK_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CONT</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_GATED</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_BREN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_INV_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SCKP</span><span class="p">;</span>	<span class="cm">/* sample data at low clkedge */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_IF</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SCKP</span> <span class="o">|</span> <span class="n">CR_SWSP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_IB_NF</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_IB_IF</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SWSP</span><span class="p">;</span>	<span class="cm">/* word select starts low */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid inversion</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_MASTER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFM</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFM</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SCK_MASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFS</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SWS_MASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFS</span>:
		<span class="n">ssicr</span> <span class="o">|=</span> <span class="n">CR_SWS_MASTER</span> <span class="o">|</span> <span class="n">CR_SCK_MASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi: invalid master/slave configuration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">SSIREG</span><span class="p">(</span><span class="n">SSICR</span><span class="p">)</span> <span class="o">=</span> <span class="n">ssicr</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ssi_set_fmt() leave</span><span class="se">\n</span><span class="s">ssicr is now 0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ssicr</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* the SSI depends on an external clocksource (at HAC_BIT_CLK) even in</span>
<span class="cm"> * Master mode,  so really this is board specific;  the SSI can do any</span>
<span class="cm"> * rate with the right bitclk and divider settings.</span>
<span class="cm"> */</span>
<span class="cp">#define SSI_RATES	\</span>
<span class="cp">	SNDRV_PCM_RATE_8000_192000</span>

<span class="cm">/* the SSI can do 8-32 bit samples, with 8 possible channels */</span>
<span class="cp">#define SSI_FMTS	\</span>
<span class="cp">	(SNDRV_PCM_FMTBIT_S8      | SNDRV_PCM_FMTBIT_U8      |	\</span>
<span class="cp">	 SNDRV_PCM_FMTBIT_S16_LE  | SNDRV_PCM_FMTBIT_U16_LE  |	\</span>
<span class="cp">	 SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_U20_3LE |	\</span>
<span class="cp">	 SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_U24_3LE |	\</span>
<span class="cp">	 SNDRV_PCM_FMTBIT_S32_LE  | SNDRV_PCM_FMTBIT_U32_LE)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dai_ops</span> <span class="n">ssi_dai_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">startup</span>	<span class="o">=</span> <span class="n">ssi_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">ssi_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span>	<span class="o">=</span> <span class="n">ssi_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span>	<span class="o">=</span> <span class="n">ssi_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_sysclk</span>	<span class="o">=</span> <span class="n">ssi_set_sysclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_clkdiv</span>	<span class="o">=</span> <span class="n">ssi_set_clkdiv</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_fmt</span>	<span class="o">=</span> <span class="n">ssi_set_fmt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_dai_driver</span> <span class="n">sh4_ssi_dai</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ssi-dai.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">rates</span>		<span class="o">=</span> <span class="n">SSI_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span>	<span class="o">=</span> <span class="n">SSI_FMTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">rates</span>		<span class="o">=</span> <span class="n">SSI_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span>	<span class="o">=</span> <span class="n">SSI_FMTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_dai_ops</span><span class="p">,</span>
<span class="p">},</span>
<span class="cp">#ifdef CONFIG_CPU_SUBTYPE_SH7760</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ssi-dai.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">rates</span>		<span class="o">=</span> <span class="n">SSI_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span>	<span class="o">=</span> <span class="n">SSI_FMTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">rates</span>		<span class="o">=</span> <span class="n">SSI_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span>	<span class="o">=</span> <span class="n">SSI_FMTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_dai_ops</span><span class="p">,</span>
<span class="p">},</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sh4_soc_dai_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">snd_soc_register_dais</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">sh4_ssi_dai</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh4_ssi_dai</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">sh4_soc_dai_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_unregister_dais</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh4_ssi_dai</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sh4_ssi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh4-ssi-dai&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">sh4_soc_dai_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">sh4_soc_dai_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">sh4_ssi_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SuperH onchip SSI (I2S) audio driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Manuel Lauss &lt;mano@roarinelk.homelinux.net&gt;&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
