Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 50462e4f5cc746af99462e4d9e0a92a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port seg [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sim_1/new/test.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binomial_fn
Compiling module xil_defaultlib.flexi_clock
Compiling module xil_defaultlib.comp_sel
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.ability_select_screen
Compiling module xil_defaultlib.abil_sel_ai
Compiling module xil_defaultlib.countdown_timer_flexi
Compiling module xil_defaultlib.ability_select_main
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
