# Zen

* [x] All 32 bytes instructions ! RISC-V without C ! 
* [?] HW or SW predication ?
* [?] Number of Architectural reg file ?
* [?] Vectorial extension or Horizontal CPU ?
* [?] Rich addressing mode ? 

# RISC-V

use `-march=rv64imafd_zicsr_zifencei`

# HW TODO

* Exception/IT/DebugMode at commit or at decode ? 

# SW TODO

