# do problema3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:02 on Jun 21,2021
# vlog -work work problema3.vo 
# -- Compiling module circuito_principal
# 
# Top level modules:
# 	circuito_principal
# End time: 22:49:02 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:02 on Jun 21,2021
# vlog -work work Teste_circuitoPrincipal.vwf.vt 
# -- Compiling module circuito_principal_vlg_vec_tst
# 
# Top level modules:
# 	circuito_principal_vlg_vec_tst
# End time: 22:49:02 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.circuito_principal_vlg_vec_tst 
# Start time: 22:49:02 on Jun 21,2021
# Loading work.circuito_principal_vlg_vec_tst
# Loading work.circuito_principal
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from problema3_v.sdo
# Loading timing data from problema3_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /circuito_principal_vlg_vec_tst File: Teste_circuitoPrincipal.vwf.vt
# after#25
# ** Note: $finish    : Teste_circuitoPrincipal.vwf.vt(71)
#    Time: 1 us  Iteration: 0  Instance: /circuito_principal_vlg_vec_tst
# End time: 22:49:03 on Jun 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
