<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EZR32 Leopard Gecko Software Documentation: EZR32LG_PRS_BitFields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EZR32 Leopard Gecko Software Documentation
   &#160;<span id="projectnumber">ezr32lg-doc-4.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__EZR32LG__PRS__BitFields.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32LG_PRS_BitFields<div class="ingroups"><a class="el" href="group__Parts.html">Parts</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for EZR32LG_PRS_BitFields:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<center><table><tr><td><img src="group__EZR32LG__PRS__BitFields.png" border="0" alt="" usemap="#group____EZR32LG____PRS____BitFields"/>
<map name="group____EZR32LG____PRS____BitFields" id="group____EZR32LG____PRS____BitFields">
<area shape="rect" id="node2" href="group__Parts.html" title="Parts" alt="" coords="5,5,56,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2ab5f8a8f7976cfe780bb23fc7ca184d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2ab5f8a8f7976cfe780bb23fc7ca184d">_PRS_SWPULSE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2ab5f8a8f7976cfe780bb23fc7ca184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2b7d9ce7b1d07e4c577ed71ccb6159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaa2b7d9ce7b1d07e4c577ed71ccb6159">_PRS_SWPULSE_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:gaaa2b7d9ce7b1d07e4c577ed71ccb6159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e4c4568b630420def76b5f17c5604a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga47e4c4568b630420def76b5f17c5604a">PRS_SWPULSE_CH0PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga47e4c4568b630420def76b5f17c5604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0d36605d5bab8ceffaf0b5ed656cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e0d36605d5bab8ceffaf0b5ed656cb8">_PRS_SWPULSE_CH0PULSE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4e0d36605d5bab8ceffaf0b5ed656cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842bcb3c30296ac18afca2b56a8ce6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga842bcb3c30296ac18afca2b56a8ce6ab">_PRS_SWPULSE_CH0PULSE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga842bcb3c30296ac18afca2b56a8ce6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c23b89db4226729382f2c44f1f49d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad5c23b89db4226729382f2c44f1f49d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c9abf38131dd8c97d7001bf50fadff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga59c9abf38131dd8c97d7001bf50fadff">PRS_SWPULSE_CH0PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga59c9abf38131dd8c97d7001bf50fadff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8ece77849aa64e0543fed5af7779c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gacb8ece77849aa64e0543fed5af7779c3">PRS_SWPULSE_CH1PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gacb8ece77849aa64e0543fed5af7779c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95394eb0ab7787b2079e907d22cd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9e95394eb0ab7787b2079e907d22cd7b">_PRS_SWPULSE_CH1PULSE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9e95394eb0ab7787b2079e907d22cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd68f32e827c6a06a5aabb234be148c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0cd68f32e827c6a06a5aabb234be148c">_PRS_SWPULSE_CH1PULSE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga0cd68f32e827c6a06a5aabb234be148c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb1b5120ea80441d41cb7b593bbc6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6fb1b5120ea80441d41cb7b593bbc6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15e33a50b951b6b6b281f7c80b82d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad15e33a50b951b6b6b281f7c80b82d6f">PRS_SWPULSE_CH1PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gad15e33a50b951b6b6b281f7c80b82d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca3d9562632938beb49c44b0b77081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3cca3d9562632938beb49c44b0b77081">PRS_SWPULSE_CH2PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3cca3d9562632938beb49c44b0b77081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ebcad9414ce5a7cccaa54912d5d15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga61ebcad9414ce5a7cccaa54912d5d15a">_PRS_SWPULSE_CH2PULSE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga61ebcad9414ce5a7cccaa54912d5d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa1e7e199925102d3c08a262db65e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafaa1e7e199925102d3c08a262db65e8a">_PRS_SWPULSE_CH2PULSE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gafaa1e7e199925102d3c08a262db65e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9b8b736b62f53b0b5e12284e6ffe59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4e9b8b736b62f53b0b5e12284e6ffe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d81a08359239371922eb240b8ce2951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0d81a08359239371922eb240b8ce2951">PRS_SWPULSE_CH2PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga0d81a08359239371922eb240b8ce2951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a9bbbe23222308b559675c7081fd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga41a9bbbe23222308b559675c7081fd1a">PRS_SWPULSE_CH3PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga41a9bbbe23222308b559675c7081fd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f8a72bc3720526a9c812af478c288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga30f8a72bc3720526a9c812af478c288d">_PRS_SWPULSE_CH3PULSE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga30f8a72bc3720526a9c812af478c288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2f71181e478510ef883ada7e3cb174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7e2f71181e478510ef883ada7e3cb174">_PRS_SWPULSE_CH3PULSE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga7e2f71181e478510ef883ada7e3cb174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a1b90b929ad89379989173e5ce50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae6a1b90b929ad89379989173e5ce50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146e72d0dd1c912f9bec9f22fd02f5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga146e72d0dd1c912f9bec9f22fd02f5ff">PRS_SWPULSE_CH3PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga146e72d0dd1c912f9bec9f22fd02f5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b92f7540f22606be0ce8a9a1249df9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2b92f7540f22606be0ce8a9a1249df9a">PRS_SWPULSE_CH4PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga2b92f7540f22606be0ce8a9a1249df9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa74f4f1a23b360bf4c38e898bcc06af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaa74f4f1a23b360bf4c38e898bcc06af">_PRS_SWPULSE_CH4PULSE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaa74f4f1a23b360bf4c38e898bcc06af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59ba7081d8c9a1631fcfa799827d260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac59ba7081d8c9a1631fcfa799827d260">_PRS_SWPULSE_CH4PULSE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gac59ba7081d8c9a1631fcfa799827d260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee49a595c3008b4e21e37b82503d5b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaee49a595c3008b4e21e37b82503d5b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324fcd189c2692f4e0edc11147687d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga324fcd189c2692f4e0edc11147687d78">PRS_SWPULSE_CH4PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga324fcd189c2692f4e0edc11147687d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1a96b003a812f907cf7379c295bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8af1a96b003a812f907cf7379c295bd8">PRS_SWPULSE_CH5PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga8af1a96b003a812f907cf7379c295bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02696950de6c118d7dae5623e437f60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga02696950de6c118d7dae5623e437f60a">_PRS_SWPULSE_CH5PULSE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga02696950de6c118d7dae5623e437f60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab610ab5b4518d29d8e134d4adbedb120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab610ab5b4518d29d8e134d4adbedb120">_PRS_SWPULSE_CH5PULSE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gab610ab5b4518d29d8e134d4adbedb120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7212eb33ce1712f0ec6c6fbfde7f8a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7212eb33ce1712f0ec6c6fbfde7f8a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b791a69eaff5dce5b38b6289cb3e328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9b791a69eaff5dce5b38b6289cb3e328">PRS_SWPULSE_CH5PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga9b791a69eaff5dce5b38b6289cb3e328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a317e3ab52a8a601ee98c66e5e206e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga66a317e3ab52a8a601ee98c66e5e206e">PRS_SWPULSE_CH6PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga66a317e3ab52a8a601ee98c66e5e206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c85db0f109c2f075a42ca0adba0b1ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6c85db0f109c2f075a42ca0adba0b1ed">_PRS_SWPULSE_CH6PULSE_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6c85db0f109c2f075a42ca0adba0b1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1ea01ae7735a53cc1bb26c5d195a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9c1ea01ae7735a53cc1bb26c5d195a3f">_PRS_SWPULSE_CH6PULSE_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga9c1ea01ae7735a53cc1bb26c5d195a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464c565d0d27084570a0edf57989ad1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga464c565d0d27084570a0edf57989ad1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab302495ea9f047914b2a2dd54510793f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab302495ea9f047914b2a2dd54510793f">PRS_SWPULSE_CH6PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gab302495ea9f047914b2a2dd54510793f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2b61da7ac772efdac69b0f560c4352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0c2b61da7ac772efdac69b0f560c4352">PRS_SWPULSE_CH7PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga0c2b61da7ac772efdac69b0f560c4352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cc2e1007a52ec7380b5e0c7b757221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac1cc2e1007a52ec7380b5e0c7b757221">_PRS_SWPULSE_CH7PULSE_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac1cc2e1007a52ec7380b5e0c7b757221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dba15ff54e6c30f0d92e5509204539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga55dba15ff54e6c30f0d92e5509204539">_PRS_SWPULSE_CH7PULSE_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga55dba15ff54e6c30f0d92e5509204539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc4430bf73addfce0442cda61c96df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabcc4430bf73addfce0442cda61c96df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3786f9adf9a989bd6819bd2030a6a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae3786f9adf9a989bd6819bd2030a6a3a">PRS_SWPULSE_CH7PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gae3786f9adf9a989bd6819bd2030a6a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6104c157400956e2ee17984eded576e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6104c157400956e2ee17984eded576e3">PRS_SWPULSE_CH8PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga6104c157400956e2ee17984eded576e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d02b6b849d43f2f65505435b731ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa6d02b6b849d43f2f65505435b731ae5">_PRS_SWPULSE_CH8PULSE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa6d02b6b849d43f2f65505435b731ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14905a3b566d3d6e73dcceb76bbc123c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga14905a3b566d3d6e73dcceb76bbc123c">_PRS_SWPULSE_CH8PULSE_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga14905a3b566d3d6e73dcceb76bbc123c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f687f2ff4a396290306467fa0df042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga81f687f2ff4a396290306467fa0df042">_PRS_SWPULSE_CH8PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga81f687f2ff4a396290306467fa0df042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab656e64c2bcaa65a73681f26913de5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab656e64c2bcaa65a73681f26913de5f5">PRS_SWPULSE_CH8PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga81f687f2ff4a396290306467fa0df042">_PRS_SWPULSE_CH8PULSE_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gab656e64c2bcaa65a73681f26913de5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0738021f3d9389efd033f018da57dd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0738021f3d9389efd033f018da57dd2d">PRS_SWPULSE_CH9PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga0738021f3d9389efd033f018da57dd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686f543e4248801c4024f61dee4ba3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga686f543e4248801c4024f61dee4ba3b3">_PRS_SWPULSE_CH9PULSE_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga686f543e4248801c4024f61dee4ba3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1185d0a95505629c8694e9eff454383d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1185d0a95505629c8694e9eff454383d">_PRS_SWPULSE_CH9PULSE_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga1185d0a95505629c8694e9eff454383d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10112a40c450eed09230d951d45ed2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga10112a40c450eed09230d951d45ed2e1">_PRS_SWPULSE_CH9PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga10112a40c450eed09230d951d45ed2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ede66bd244ec574146d0074ac3492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga031ede66bd244ec574146d0074ac3492">PRS_SWPULSE_CH9PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga10112a40c450eed09230d951d45ed2e1">_PRS_SWPULSE_CH9PULSE_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga031ede66bd244ec574146d0074ac3492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb407a2b2522f27ff0bb27ef3b76add5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb407a2b2522f27ff0bb27ef3b76add5">PRS_SWPULSE_CH10PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gaeb407a2b2522f27ff0bb27ef3b76add5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b36c430d289df769a9e6dd84475654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga83b36c430d289df769a9e6dd84475654">_PRS_SWPULSE_CH10PULSE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga83b36c430d289df769a9e6dd84475654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fc0ef360721e057fdf8cbc63e16ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf8fc0ef360721e057fdf8cbc63e16ef5">_PRS_SWPULSE_CH10PULSE_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gaf8fc0ef360721e057fdf8cbc63e16ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee0557efbc425626108ef78cf21c6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2ee0557efbc425626108ef78cf21c6e9">_PRS_SWPULSE_CH10PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2ee0557efbc425626108ef78cf21c6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813bb386de1f0d1171e876168b062ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga813bb386de1f0d1171e876168b062ce1">PRS_SWPULSE_CH10PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2ee0557efbc425626108ef78cf21c6e9">_PRS_SWPULSE_CH10PULSE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga813bb386de1f0d1171e876168b062ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4caf472f0ee5c713ffa040071dd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4ed4caf472f0ee5c713ffa040071dd79">PRS_SWPULSE_CH11PULSE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga4ed4caf472f0ee5c713ffa040071dd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed102f4add93742335aae90c066dc9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaed102f4add93742335aae90c066dc9a5">_PRS_SWPULSE_CH11PULSE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaed102f4add93742335aae90c066dc9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371d319f06c04cc329b2c7064738a52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga371d319f06c04cc329b2c7064738a52a">_PRS_SWPULSE_CH11PULSE_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga371d319f06c04cc329b2c7064738a52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdad3ba6ad401fb218ffa0d4d4bc36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bdad3ba6ad401fb218ffa0d4d4bc36c">_PRS_SWPULSE_CH11PULSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5bdad3ba6ad401fb218ffa0d4d4bc36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252a754edf62e7b0482552b4e733cf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga252a754edf62e7b0482552b4e733cf5c">PRS_SWPULSE_CH11PULSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bdad3ba6ad401fb218ffa0d4d4bc36c">_PRS_SWPULSE_CH11PULSE_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga252a754edf62e7b0482552b4e733cf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeac54101aca47a17ecb61f9f559c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gadeac54101aca47a17ecb61f9f559c811">_PRS_SWLEVEL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadeac54101aca47a17ecb61f9f559c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac733addf8455b38abfa0a2a0d4024e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac733addf8455b38abfa0a2a0d4024e6a">_PRS_SWLEVEL_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:gac733addf8455b38abfa0a2a0d4024e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783f93f8907f806b06cdf20d4800e074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga783f93f8907f806b06cdf20d4800e074">PRS_SWLEVEL_CH0LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga783f93f8907f806b06cdf20d4800e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1f525b00b4466c77da8037b66b9bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7e1f525b00b4466c77da8037b66b9bfb">_PRS_SWLEVEL_CH0LEVEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7e1f525b00b4466c77da8037b66b9bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e2e56f9003cd6ea6a51f9b802279be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga04e2e56f9003cd6ea6a51f9b802279be">_PRS_SWLEVEL_CH0LEVEL_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga04e2e56f9003cd6ea6a51f9b802279be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b7a9be4702c70797b9beaa5ca4c283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac6b7a9be4702c70797b9beaa5ca4c283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737949d3661a5f24fb60ce0f62759890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga737949d3661a5f24fb60ce0f62759890">PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga737949d3661a5f24fb60ce0f62759890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce5b99f05e49d947a868dc4d49f5a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1ce5b99f05e49d947a868dc4d49f5a4e">PRS_SWLEVEL_CH1LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga1ce5b99f05e49d947a868dc4d49f5a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5f2ea0475476c63fd57a0ebf11e9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gadf5f2ea0475476c63fd57a0ebf11e9e9">_PRS_SWLEVEL_CH1LEVEL_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadf5f2ea0475476c63fd57a0ebf11e9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfa84e502d8c90093045dc4793a1fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9dfa84e502d8c90093045dc4793a1fc9">_PRS_SWLEVEL_CH1LEVEL_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga9dfa84e502d8c90093045dc4793a1fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844e86a2e412df19d7a21117c8e9fcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga844e86a2e412df19d7a21117c8e9fcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce1e40ca36c543e77c0b283f262e09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8ce1e40ca36c543e77c0b283f262e09c">PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga8ce1e40ca36c543e77c0b283f262e09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96661a8a2065b449ec1eda025dfa27c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga96661a8a2065b449ec1eda025dfa27c0">PRS_SWLEVEL_CH2LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga96661a8a2065b449ec1eda025dfa27c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65f960bbd86c57739bdf0deeb620f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf65f960bbd86c57739bdf0deeb620f09">_PRS_SWLEVEL_CH2LEVEL_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf65f960bbd86c57739bdf0deeb620f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0b67c62cf3144bf467e5fba6b557cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e0b67c62cf3144bf467e5fba6b557cd">_PRS_SWLEVEL_CH2LEVEL_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4e0b67c62cf3144bf467e5fba6b557cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c179bad8d4dd561922479b3d8ed0d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7c179bad8d4dd561922479b3d8ed0d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39ef1e79dd5c8a23adca1e36e074665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab39ef1e79dd5c8a23adca1e36e074665">PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gab39ef1e79dd5c8a23adca1e36e074665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7335db4897e7caeee27a9bd91e770a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7335db4897e7caeee27a9bd91e770a2a">PRS_SWLEVEL_CH3LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga7335db4897e7caeee27a9bd91e770a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d4f17fbefe41a918193d77b639204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga02d4f17fbefe41a918193d77b639204c">_PRS_SWLEVEL_CH3LEVEL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga02d4f17fbefe41a918193d77b639204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d0c529d67fd21616d7bd4367e9ae8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga68d0c529d67fd21616d7bd4367e9ae8b">_PRS_SWLEVEL_CH3LEVEL_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga68d0c529d67fd21616d7bd4367e9ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2f85f931cde674fe2139df74b8f840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0b2f85f931cde674fe2139df74b8f840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f153587e837f422b5e2f010cdf8c08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1f153587e837f422b5e2f010cdf8c08e">PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga1f153587e837f422b5e2f010cdf8c08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c06a0b03a9e5932ca7217c6d0473100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c06a0b03a9e5932ca7217c6d0473100">PRS_SWLEVEL_CH4LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga3c06a0b03a9e5932ca7217c6d0473100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae697f1a4a5697bdf132b6a066a466fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae697f1a4a5697bdf132b6a066a466fce">_PRS_SWLEVEL_CH4LEVEL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae697f1a4a5697bdf132b6a066a466fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755910355aa76170c5589f83878fcd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga755910355aa76170c5589f83878fcd39">_PRS_SWLEVEL_CH4LEVEL_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga755910355aa76170c5589f83878fcd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad85954f2c83a803e102aac23334296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaad85954f2c83a803e102aac23334296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab657ca23b04708c904d5aa4cb6126ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab657ca23b04708c904d5aa4cb6126ab4">PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gab657ca23b04708c904d5aa4cb6126ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddeb3dc42d98f99d6c20ac29cada48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7ddeb3dc42d98f99d6c20ac29cada48a">PRS_SWLEVEL_CH5LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga7ddeb3dc42d98f99d6c20ac29cada48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee124c5369b67c87897c23365a4cd849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaee124c5369b67c87897c23365a4cd849">_PRS_SWLEVEL_CH5LEVEL_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaee124c5369b67c87897c23365a4cd849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e38417472f2356e5506d9d8b75aaa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3e38417472f2356e5506d9d8b75aaa20">_PRS_SWLEVEL_CH5LEVEL_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga3e38417472f2356e5506d9d8b75aaa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2149cd14b83aa5bfa019079ac037f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab2149cd14b83aa5bfa019079ac037f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55e246cb0cf623393a186a98f9dd0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac55e246cb0cf623393a186a98f9dd0c2">PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gac55e246cb0cf623393a186a98f9dd0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8187051a392e3f370207cb601f47aba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8187051a392e3f370207cb601f47aba8">PRS_SWLEVEL_CH6LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga8187051a392e3f370207cb601f47aba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf434b3485e012b5060cafe2a0f55b3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf434b3485e012b5060cafe2a0f55b3fd">_PRS_SWLEVEL_CH6LEVEL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf434b3485e012b5060cafe2a0f55b3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30cb7f8c3f353d356f2b8e78be74ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad30cb7f8c3f353d356f2b8e78be74ba3">_PRS_SWLEVEL_CH6LEVEL_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gad30cb7f8c3f353d356f2b8e78be74ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0954211a88e98d611ddb8f19416097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b0954211a88e98d611ddb8f19416097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7f68e8faacc547f2e3762052d75bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4b7f68e8faacc547f2e3762052d75bae">PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga4b7f68e8faacc547f2e3762052d75bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf05d56765a4229befaef5922e69f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gacf05d56765a4229befaef5922e69f7cc">PRS_SWLEVEL_CH7LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gacf05d56765a4229befaef5922e69f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace372f5c82e7ee1b8ea6d2d572eebe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gace372f5c82e7ee1b8ea6d2d572eebe65">_PRS_SWLEVEL_CH7LEVEL_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gace372f5c82e7ee1b8ea6d2d572eebe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d14f6b406249e6d3f3e5347e9b59068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8d14f6b406249e6d3f3e5347e9b59068">_PRS_SWLEVEL_CH7LEVEL_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga8d14f6b406249e6d3f3e5347e9b59068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab866117cfc610a81dd61e7b125fc94cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab866117cfc610a81dd61e7b125fc94cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e048213c0fabb89c251c72ec15b82dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6e048213c0fabb89c251c72ec15b82dc">PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga6e048213c0fabb89c251c72ec15b82dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2190b97b1ce83f18a6b3414fc877c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0f2190b97b1ce83f18a6b3414fc877c6">PRS_SWLEVEL_CH8LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga0f2190b97b1ce83f18a6b3414fc877c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd18ae76b8f7d918f7a1eb9cd4cfd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7fd18ae76b8f7d918f7a1eb9cd4cfd47">_PRS_SWLEVEL_CH8LEVEL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7fd18ae76b8f7d918f7a1eb9cd4cfd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a05fd9aea175e779ba9f7fc18991dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5a05fd9aea175e779ba9f7fc18991dd4">_PRS_SWLEVEL_CH8LEVEL_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga5a05fd9aea175e779ba9f7fc18991dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda15222a8bf8ec535798e5772ef4ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafda15222a8bf8ec535798e5772ef4ed4">_PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafda15222a8bf8ec535798e5772ef4ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe702ddafe72dd84665a525329233e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5fe702ddafe72dd84665a525329233e4">PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafda15222a8bf8ec535798e5772ef4ed4">_PRS_SWLEVEL_CH8LEVEL_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga5fe702ddafe72dd84665a525329233e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad052d41e895f5c12e4d037a748f23ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaad052d41e895f5c12e4d037a748f23ef">PRS_SWLEVEL_CH9LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gaad052d41e895f5c12e4d037a748f23ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd9bfb182ee0ad1d783532742338909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaedd9bfb182ee0ad1d783532742338909">_PRS_SWLEVEL_CH9LEVEL_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaedd9bfb182ee0ad1d783532742338909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241325f8aef74c04865dab8073a36b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga241325f8aef74c04865dab8073a36b15">_PRS_SWLEVEL_CH9LEVEL_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga241325f8aef74c04865dab8073a36b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93244328aaaaf43b520dffef54128245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga93244328aaaaf43b520dffef54128245">_PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga93244328aaaaf43b520dffef54128245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06342d59809b381a80878248ea170314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga06342d59809b381a80878248ea170314">PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga93244328aaaaf43b520dffef54128245">_PRS_SWLEVEL_CH9LEVEL_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga06342d59809b381a80878248ea170314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a67893550a0e8c5a8e44b9869dbabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga66a67893550a0e8c5a8e44b9869dbabb">PRS_SWLEVEL_CH10LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga66a67893550a0e8c5a8e44b9869dbabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601259f1d88895230bc7ee3f528ed16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga601259f1d88895230bc7ee3f528ed16d">_PRS_SWLEVEL_CH10LEVEL_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga601259f1d88895230bc7ee3f528ed16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe8718f0e28c3bc633e637a7d68269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5fe8718f0e28c3bc633e637a7d68269e">_PRS_SWLEVEL_CH10LEVEL_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga5fe8718f0e28c3bc633e637a7d68269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4abe8f0f880b26b2cb9fe3bf14040a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab4abe8f0f880b26b2cb9fe3bf14040a9">_PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab4abe8f0f880b26b2cb9fe3bf14040a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d49a9ecbd6f1d1032a16e9432f094fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5d49a9ecbd6f1d1032a16e9432f094fe">PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab4abe8f0f880b26b2cb9fe3bf14040a9">_PRS_SWLEVEL_CH10LEVEL_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga5d49a9ecbd6f1d1032a16e9432f094fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac848d5f7a8920dc23af29c19736382e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac848d5f7a8920dc23af29c19736382e1">PRS_SWLEVEL_CH11LEVEL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gac848d5f7a8920dc23af29c19736382e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e527093c75a8c70e834d1c641775aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8e527093c75a8c70e834d1c641775aa9">_PRS_SWLEVEL_CH11LEVEL_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8e527093c75a8c70e834d1c641775aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db30802f4a505553181acc144410e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4db30802f4a505553181acc144410e74">_PRS_SWLEVEL_CH11LEVEL_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga4db30802f4a505553181acc144410e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcb0437a5255ff8ae5c7665692e62ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabbcb0437a5255ff8ae5c7665692e62ff">_PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabbcb0437a5255ff8ae5c7665692e62ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d41a409842ae9eaa88e85b886e80631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1d41a409842ae9eaa88e85b886e80631">PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabbcb0437a5255ff8ae5c7665692e62ff">_PRS_SWLEVEL_CH11LEVEL_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga1d41a409842ae9eaa88e85b886e80631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e83c5ae47256593785743f4d42763de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1e83c5ae47256593785743f4d42763de">_PRS_ROUTE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1e83c5ae47256593785743f4d42763de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64486ed6fae30b45aa7ec57d67d15169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga64486ed6fae30b45aa7ec57d67d15169">_PRS_ROUTE_MASK</a>&#160;&#160;&#160;0x0000070FUL</td></tr>
<tr class="separator:ga64486ed6fae30b45aa7ec57d67d15169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f61120a30423a724d8af82b69257bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3f61120a30423a724d8af82b69257bc7">PRS_ROUTE_CH0PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga3f61120a30423a724d8af82b69257bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4356b34aa52716c7992bbc92822f4afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4356b34aa52716c7992bbc92822f4afc">_PRS_ROUTE_CH0PEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4356b34aa52716c7992bbc92822f4afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f1b631eed79ccb57e6db97dabba4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6f7f1b631eed79ccb57e6db97dabba4c">_PRS_ROUTE_CH0PEN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga6f7f1b631eed79ccb57e6db97dabba4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36185549aa55f90ffc5d1be4b1f55070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga36185549aa55f90ffc5d1be4b1f55070">_PRS_ROUTE_CH0PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga36185549aa55f90ffc5d1be4b1f55070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e7100ea446add762a425e8da10bc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad2e7100ea446add762a425e8da10bc74">PRS_ROUTE_CH0PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga36185549aa55f90ffc5d1be4b1f55070">_PRS_ROUTE_CH0PEN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad2e7100ea446add762a425e8da10bc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b31697fea92ed0bc2edc702c9a05b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae8b31697fea92ed0bc2edc702c9a05b6">PRS_ROUTE_CH1PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gae8b31697fea92ed0bc2edc702c9a05b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67225d837a715d6909dd5b6ef5b909f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf67225d837a715d6909dd5b6ef5b909f">_PRS_ROUTE_CH1PEN_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf67225d837a715d6909dd5b6ef5b909f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d4c4e9f65249cacffba14d6e1c0873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga70d4c4e9f65249cacffba14d6e1c0873">_PRS_ROUTE_CH1PEN_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga70d4c4e9f65249cacffba14d6e1c0873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86aafbf1fc6c280ce588b58ac238ec79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga86aafbf1fc6c280ce588b58ac238ec79">_PRS_ROUTE_CH1PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga86aafbf1fc6c280ce588b58ac238ec79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba80fcc6a92be38d997755f274905e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaba80fcc6a92be38d997755f274905e91">PRS_ROUTE_CH1PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga86aafbf1fc6c280ce588b58ac238ec79">_PRS_ROUTE_CH1PEN_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaba80fcc6a92be38d997755f274905e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fb3666b52412b607b8bc97f5826e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga63fb3666b52412b607b8bc97f5826e28">PRS_ROUTE_CH2PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga63fb3666b52412b607b8bc97f5826e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f49463f08965bd1eebc1e37a554499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga02f49463f08965bd1eebc1e37a554499">_PRS_ROUTE_CH2PEN_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga02f49463f08965bd1eebc1e37a554499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f460f61a3c0f7fe36560889be3e461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga72f460f61a3c0f7fe36560889be3e461">_PRS_ROUTE_CH2PEN_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga72f460f61a3c0f7fe36560889be3e461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb6b37032a75dfa14344700cb242f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bb6b37032a75dfa14344700cb242f52">_PRS_ROUTE_CH2PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5bb6b37032a75dfa14344700cb242f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad802b81aaeb5eed3596d479023f1c32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad802b81aaeb5eed3596d479023f1c32f">PRS_ROUTE_CH2PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bb6b37032a75dfa14344700cb242f52">_PRS_ROUTE_CH2PEN_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gad802b81aaeb5eed3596d479023f1c32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20136920d7cf658b0abed4cdb0f9b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac20136920d7cf658b0abed4cdb0f9b88">PRS_ROUTE_CH3PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gac20136920d7cf658b0abed4cdb0f9b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d937d4b5526780fba5744cc715721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga652d937d4b5526780fba5744cc715721">_PRS_ROUTE_CH3PEN_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga652d937d4b5526780fba5744cc715721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5aa692b84d8747fd35e321521761459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab5aa692b84d8747fd35e321521761459">_PRS_ROUTE_CH3PEN_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab5aa692b84d8747fd35e321521761459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d9dd5cf0a2df6169cf1636e18ac3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad2d9dd5cf0a2df6169cf1636e18ac3e9">_PRS_ROUTE_CH3PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad2d9dd5cf0a2df6169cf1636e18ac3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c8bd9b42ea804812fe15d8d1e50d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga78c8bd9b42ea804812fe15d8d1e50d40">PRS_ROUTE_CH3PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad2d9dd5cf0a2df6169cf1636e18ac3e9">_PRS_ROUTE_CH3PEN_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga78c8bd9b42ea804812fe15d8d1e50d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa684e37a8d707e96714f435c2a0b0f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa684e37a8d707e96714f435c2a0b0f0d">_PRS_ROUTE_LOCATION_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa684e37a8d707e96714f435c2a0b0f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636b0a9717b29e21fdca4506a035e716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga636b0a9717b29e21fdca4506a035e716">_PRS_ROUTE_LOCATION_MASK</a>&#160;&#160;&#160;0x700UL</td></tr>
<tr class="separator:ga636b0a9717b29e21fdca4506a035e716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb71905fd8099e5a32fdd3d26e534645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb71905fd8099e5a32fdd3d26e534645">_PRS_ROUTE_LOCATION_LOC0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaeb71905fd8099e5a32fdd3d26e534645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f67dfc89c4905dd45a7a84f64a6a66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2f67dfc89c4905dd45a7a84f64a6a66c">_PRS_ROUTE_LOCATION_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2f67dfc89c4905dd45a7a84f64a6a66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24eb54c3e0163a588cce78e873ade5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga24eb54c3e0163a588cce78e873ade5d6">_PRS_ROUTE_LOCATION_LOC1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga24eb54c3e0163a588cce78e873ade5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8112336819b53dad39f7fc9acbb25022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8112336819b53dad39f7fc9acbb25022">PRS_ROUTE_LOCATION_LOC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb71905fd8099e5a32fdd3d26e534645">_PRS_ROUTE_LOCATION_LOC0</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga8112336819b53dad39f7fc9acbb25022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ad5742e8a8d0c5d62d1d358cb0eb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga18ad5742e8a8d0c5d62d1d358cb0eb4d">PRS_ROUTE_LOCATION_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2f67dfc89c4905dd45a7a84f64a6a66c">_PRS_ROUTE_LOCATION_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga18ad5742e8a8d0c5d62d1d358cb0eb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e057b612c46538b6bc03a03f6fb7e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1e057b612c46538b6bc03a03f6fb7e32">PRS_ROUTE_LOCATION_LOC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga24eb54c3e0163a588cce78e873ade5d6">_PRS_ROUTE_LOCATION_LOC1</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga1e057b612c46538b6bc03a03f6fb7e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a563709dfb1b119309ee4476564f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad0a563709dfb1b119309ee4476564f22">_PRS_CH_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad0a563709dfb1b119309ee4476564f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85de3354323cef7c3f39dd63cde6147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga85de3354323cef7c3f39dd63cde6147e">_PRS_CH_CTRL_MASK</a>&#160;&#160;&#160;0x133F0007UL</td></tr>
<tr class="separator:ga85de3354323cef7c3f39dd63cde6147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817be6803fe7800cd03ca4c4170bf159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga817be6803fe7800cd03ca4c4170bf159">_PRS_CH_CTRL_SIGSEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga817be6803fe7800cd03ca4c4170bf159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d36c8c56174e5db5abcbc04c1141597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2d36c8c56174e5db5abcbc04c1141597">_PRS_CH_CTRL_SIGSEL_MASK</a>&#160;&#160;&#160;0x7UL</td></tr>
<tr class="separator:ga2d36c8c56174e5db5abcbc04c1141597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6e16c30eaef4e96c8d7e71ec5159aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafd6e16c30eaef4e96c8d7e71ec5159aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c82c33152490e72c09ac999d0267560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2c82c33152490e72c09ac999d0267560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1d8da2f8f31659665f6cd8cdcade08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4a1d8da2f8f31659665f6cd8cdcade08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019a140a4dbd6c501b5fdf25c2c71f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga019a140a4dbd6c501b5fdf25c2c71f31">_PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga019a140a4dbd6c501b5fdf25c2c71f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade59af93301160d6983e3d33c4a1b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gade59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gade59af93301160d6983e3d33c4a1b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecc60d3aa93e7332d5a78ffcbca4dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabecc60d3aa93e7332d5a78ffcbca4dd2">_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabecc60d3aa93e7332d5a78ffcbca4dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6956bebcb2e0b1db6f5349f75c2ce94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac6956bebcb2e0b1db6f5349f75c2ce94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade959fb85e9b57478c3b40fd66257c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gade959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gade959fb85e9b57478c3b40fd66257c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb7e6d8aa611cd65d169a1ff2c51f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaacb7e6d8aa611cd65d169a1ff2c51f14">_PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacb7e6d8aa611cd65d169a1ff2c51f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fde0b5beb43a11feec6118284634e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac8fde0b5beb43a11feec6118284634e9">_PRS_CH_CTRL_SIGSEL_TIMER3UF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac8fde0b5beb43a11feec6118284634e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d150ef1084b8f18308cce099130479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga26d150ef1084b8f18308cce099130479">_PRS_CH_CTRL_SIGSEL_USBSOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga26d150ef1084b8f18308cce099130479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8f8caf167447c839438c779007b5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaeb8f8caf167447c839438c779007b5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad789e86b470c18c1a8a36562110bf303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad789e86b470c18c1a8a36562110bf303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf281e92ef88b7833594c1cb6c53cb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaf281e92ef88b7833594c1cb6c53cb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12152fec491236dab291a6ef51f1899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac12152fec491236dab291a6ef51f1899">_PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac12152fec491236dab291a6ef51f1899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a089a075d4dc5ab71c63d34f2525ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79a089a075d4dc5ab71c63d34f2525ad">_PRS_CH_CTRL_SIGSEL_BURTCOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga79a089a075d4dc5ab71c63d34f2525ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad960a2738c5d785a4ff081f6d19ad442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad960a2738c5d785a4ff081f6d19ad442">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad960a2738c5d785a4ff081f6d19ad442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea456f2f541faca2af62c744fcc7ad6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea456f2f541faca2af62c744fcc7ad6b">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaea456f2f541faca2af62c744fcc7ad6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdafb5c21eda810bfa98ce05620c465f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabdafb5c21eda810bfa98ce05620c465f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabdafb5c21eda810bfa98ce05620c465f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903fa3206aa02d7b95130920b00a2428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga903fa3206aa02d7b95130920b00a2428">_PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga903fa3206aa02d7b95130920b00a2428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed456e3f5392833177c4e1311f05cae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaed456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaed456e3f5392833177c4e1311f05cae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33064428adba625ca1e8319cdd49df13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga33064428adba625ca1e8319cdd49df13">_PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga33064428adba625ca1e8319cdd49df13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbcb0f847bb09ff758fcfed19f7a31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7fbcb0f847bb09ff758fcfed19f7a31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab3c2e8ec9a3e3d9921d2dae634c88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1ab3c2e8ec9a3e3d9921d2dae634c88f">_PRS_CH_CTRL_SIGSEL_USART2TXC</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1ab3c2e8ec9a3e3d9921d2dae634c88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbd8baa929834533ff8911a936b5664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gafbbd8baa929834533ff8911a936b5664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79452f30afc24153299fbadc093238cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga79452f30afc24153299fbadc093238cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f347ba792b9ef7c9bf26e5c40c05103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f347ba792b9ef7c9bf26e5c40c05103">_PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga4f347ba792b9ef7c9bf26e5c40c05103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6014c27112c80441d6fde3dd4fb88b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab6014c27112c80441d6fde3dd4fb88b5">_PRS_CH_CTRL_SIGSEL_TIMER3OF</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab6014c27112c80441d6fde3dd4fb88b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55c3057a1bb96fffb32e6b806ca465c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad55c3057a1bb96fffb32e6b806ca465c">_PRS_CH_CTRL_SIGSEL_USBSOFSR</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gad55c3057a1bb96fffb32e6b806ca465c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca9c6b45f6c8513dd5c2e361f0e7e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3ca9c6b45f6c8513dd5c2e361f0e7e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bafd2f28d10b72d921213a1ba29b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga09bafd2f28d10b72d921213a1ba29b5e">_PRS_CH_CTRL_SIGSEL_UART0TXC</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga09bafd2f28d10b72d921213a1ba29b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f323eb25340efedef0f01b21bc4996f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1f323eb25340efedef0f01b21bc4996f">_PRS_CH_CTRL_SIGSEL_UART1TXC</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1f323eb25340efedef0f01b21bc4996f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ba89281fe564ca60163575fa56250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga62ba89281fe564ca60163575fa56250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1205b2cd1f7614bf3fa8bea2e8275493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1205b2cd1f7614bf3fa8bea2e8275493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d55a74aa646e816e3771aeca0851712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0d55a74aa646e816e3771aeca0851712">_PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga0d55a74aa646e816e3771aeca0851712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16608445e3083af631bd5b94418dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac16608445e3083af631bd5b94418dc68">_PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gac16608445e3083af631bd5b94418dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0659b332957e93544b55cc0454051dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0659b332957e93544b55cc0454051dce">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga0659b332957e93544b55cc0454051dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac711f100c95c9be159cd253dcc8b5fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac711f100c95c9be159cd253dcc8b5fd6">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gac711f100c95c9be159cd253dcc8b5fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be446dcfdec69bccb20276a66ee040f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9be446dcfdec69bccb20276a66ee040f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga9be446dcfdec69bccb20276a66ee040f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878458f8b833128a7e427f500cc359ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga878458f8b833128a7e427f500cc359ec">_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga878458f8b833128a7e427f500cc359ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8794a820dc227b6feaca4b542e599eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8794a820dc227b6feaca4b542e599eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157d92b462420e73e58a34bcf08b36ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga157d92b462420e73e58a34bcf08b36ad">_PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga157d92b462420e73e58a34bcf08b36ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517322cdcac75fead5ebef0212dec852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga517322cdcac75fead5ebef0212dec852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b866f2d2ff9d86f3fe30f236b2fc751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga6b866f2d2ff9d86f3fe30f236b2fc751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4474b23e8a09d2824fa8e6ff443cca6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4474b23e8a09d2824fa8e6ff443cca6f">_PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga4474b23e8a09d2824fa8e6ff443cca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345e7486ed96f2870805731f25d6f664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga345e7486ed96f2870805731f25d6f664">_PRS_CH_CTRL_SIGSEL_TIMER3CC0</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga345e7486ed96f2870805731f25d6f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd59df4e6c1639a7ffe35730ededc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gad7dd59df4e6c1639a7ffe35730ededc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810941478bb297303654bf532a41e9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga810941478bb297303654bf532a41e9ae">_PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga810941478bb297303654bf532a41e9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98688b6c41f15c6a64feb7b0d5d070bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga98688b6c41f15c6a64feb7b0d5d070bf">_PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga98688b6c41f15c6a64feb7b0d5d070bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36735a7b6bd5a214aba6bdd8a11bcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gac36735a7b6bd5a214aba6bdd8a11bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5060e31c8356ad0c0bfb527252bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga6a5060e31c8356ad0c0bfb527252bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7799035c2215cdd461ad495863ca966f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7799035c2215cdd461ad495863ca966f">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga7799035c2215cdd461ad495863ca966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c02ac714569112247376e37d310846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga51c02ac714569112247376e37d310846">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga51c02ac714569112247376e37d310846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe735f28d1bb4879596c2448fce1125a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe735f28d1bb4879596c2448fce1125a">_PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gafe735f28d1bb4879596c2448fce1125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61a70a13feff6c60b0a310c746d32ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab61a70a13feff6c60b0a310c746d32ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7a68a182d7a9ece383be54d8648f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5c7a68a182d7a9ece383be54d8648f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5e19fd16d344bb298efae39d4ba27f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5f5e19fd16d344bb298efae39d4ba27f">_PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5f5e19fd16d344bb298efae39d4ba27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1c99cf13c8534ed5dbf8bbc3bf80c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b1c99cf13c8534ed5dbf8bbc3bf80c0">_PRS_CH_CTRL_SIGSEL_TIMER3CC1</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga0b1c99cf13c8534ed5dbf8bbc3bf80c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620f1569a580419059b5dad61647256e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga620f1569a580419059b5dad61647256e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a087428ba5be2c49e2aa52ded4a903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab5a087428ba5be2c49e2aa52ded4a903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37eb83e85d1c98c5596bc1ff7935269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa37eb83e85d1c98c5596bc1ff7935269">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaa37eb83e85d1c98c5596bc1ff7935269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5bd9d931cf4e4b2b05d681b502ff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf5bd9d931cf4e4b2b05d681b502ff86">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaaf5bd9d931cf4e4b2b05d681b502ff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcacfa3e28e5a1519e96b97f8ce548d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gadcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gadcacfa3e28e5a1519e96b97f8ce548d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d840218244c71f9990a7b1cb933118c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga4d840218244c71f9990a7b1cb933118c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b263b8539983e78b950448d59b47e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5b263b8539983e78b950448d59b47e80">_PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga5b263b8539983e78b950448d59b47e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a88f66d0fc1490fbe6f8e12a94cfecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a88f66d0fc1490fbe6f8e12a94cfecb">_PRS_CH_CTRL_SIGSEL_TIMER3CC2</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga3a88f66d0fc1490fbe6f8e12a94cfecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7254eaacfaf503763af51c1e2fca241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gad7254eaacfaf503763af51c1e2fca241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a90004974156984e962e104f6e8cc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga3a90004974156984e962e104f6e8cc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35a71a8c3c207c2b6bf1f9a191bf317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae35a71a8c3c207c2b6bf1f9a191bf317">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gae35a71a8c3c207c2b6bf1f9a191bf317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8096d6c16bd4afdff50cc79ca777ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8096d6c16bd4afdff50cc79ca777ed">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaeb8096d6c16bd4afdff50cc79ca777ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe90797830caf0f7732f673abf35e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaafe90797830caf0f7732f673abf35e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ec6280c56b4427758246813cecaa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gab1ec6280c56b4427758246813cecaa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e57b800985e449e3d8908803ae795d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e57b800985e449e3d8908803ae795d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga4e57b800985e449e3d8908803ae795d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf972f9423d374364123f7a3616d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5abf972f9423d374364123f7a3616d49">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga5abf972f9423d374364123f7a3616d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd05b068b8572e50ab8a75d257d7171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gaefd05b068b8572e50ab8a75d257d7171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3443f38c54796d23752e6b343f834e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga3443f38c54796d23752e6b343f834e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97eb5527c38d71423ed87e1b92c7a702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga97eb5527c38d71423ed87e1b92c7a702">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga97eb5527c38d71423ed87e1b92c7a702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3f300bbbf1e3023e3c48da92255b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafa3f300bbbf1e3023e3c48da92255b11">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gafa3f300bbbf1e3023e3c48da92255b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85abc8e7f195ea48967d5ad5192bef8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga85abc8e7f195ea48967d5ad5192bef8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa449617edffa499c5ef643278e66678e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gaa449617edffa499c5ef643278e66678e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3490019298e9a04b0f285ddb7e1f11d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3490019298e9a04b0f285ddb7e1f11d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga3490019298e9a04b0f285ddb7e1f11d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e8419a2174759abfe0303f6ed248bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga76e8419a2174759abfe0303f6ed248bc">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga76e8419a2174759abfe0303f6ed248bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad22584b9290fd2fee23a77dcb7c1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafad22584b9290fd2fee23a77dcb7c1e1">PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gafad22584b9290fd2fee23a77dcb7c1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46050fa44c14c795482bbbafa8f651d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga46050fa44c14c795482bbbafa8f651d7">PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga46050fa44c14c795482bbbafa8f651d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4670228867dae2a57090349e5953f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab4670228867dae2a57090349e5953f6a">PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab4670228867dae2a57090349e5953f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9966bf93e3eaaf2ab8de0fd3f407d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5c9966bf93e3eaaf2ab8de0fd3f407d8">PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga019a140a4dbd6c501b5fdf25c2c71f31">_PRS_CH_CTRL_SIGSEL_DAC0CH0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5c9966bf93e3eaaf2ab8de0fd3f407d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76718c370048a716ff13d54d52663070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga76718c370048a716ff13d54d52663070">PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gade59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga76718c370048a716ff13d54d52663070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8883ce537c3190e4a9917e0348df408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac8883ce537c3190e4a9917e0348df408">PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabecc60d3aa93e7332d5a78ffcbca4dd2">_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac8883ce537c3190e4a9917e0348df408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00a17f59ef3f6d91d2cd82eee43fa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac00a17f59ef3f6d91d2cd82eee43fa9e">PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac00a17f59ef3f6d91d2cd82eee43fa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76697c35948199a2b5723766f30a7ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga76697c35948199a2b5723766f30a7ff4">PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gade959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga76697c35948199a2b5723766f30a7ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d269d617f430b617cd75d0074000e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9d269d617f430b617cd75d0074000e11">PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaacb7e6d8aa611cd65d169a1ff2c51f14">_PRS_CH_CTRL_SIGSEL_TIMER2UF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9d269d617f430b617cd75d0074000e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bc4065fcf1fa72747d5c8fb39e002c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga05bc4065fcf1fa72747d5c8fb39e002c">PRS_CH_CTRL_SIGSEL_TIMER3UF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac8fde0b5beb43a11feec6118284634e9">_PRS_CH_CTRL_SIGSEL_TIMER3UF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga05bc4065fcf1fa72747d5c8fb39e002c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27d5323778a74f8ce2afd7136e7f151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad27d5323778a74f8ce2afd7136e7f151">PRS_CH_CTRL_SIGSEL_USBSOF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga26d150ef1084b8f18308cce099130479">_PRS_CH_CTRL_SIGSEL_USBSOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad27d5323778a74f8ce2afd7136e7f151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140f067bc546484319a76f78719d990a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga140f067bc546484319a76f78719d990a">PRS_CH_CTRL_SIGSEL_RTCOF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga140f067bc546484319a76f78719d990a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f6a7d871d54759467f1e0c01a38673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab6f6a7d871d54759467f1e0c01a38673">PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab6f6a7d871d54759467f1e0c01a38673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae8335ac21ca1108f7815acdbb40763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4ae8335ac21ca1108f7815acdbb40763">PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4ae8335ac21ca1108f7815acdbb40763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe9a18d73b9fe974ce7629d82bbbe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafbe9a18d73b9fe974ce7629d82bbbe12">PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac12152fec491236dab291a6ef51f1899">_PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gafbe9a18d73b9fe974ce7629d82bbbe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43088a86ff9636f7c9792cb7480d6e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga43088a86ff9636f7c9792cb7480d6e1c">PRS_CH_CTRL_SIGSEL_BURTCOF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79a089a075d4dc5ab71c63d34f2525ad">_PRS_CH_CTRL_SIGSEL_BURTCOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga43088a86ff9636f7c9792cb7480d6e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a6ff1dabcf4940f1fc5ca564f55fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gab6a6ff1dabcf4940f1fc5ca564f55fc4">PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad960a2738c5d785a4ff081f6d19ad442">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab6a6ff1dabcf4940f1fc5ca564f55fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4d29bf561c5e75c58dd29ef48a15b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1e4d29bf561c5e75c58dd29ef48a15b5">PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea456f2f541faca2af62c744fcc7ad6b">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1e4d29bf561c5e75c58dd29ef48a15b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1464e4ebe5a35aeeff0e5a3438ca594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad1464e4ebe5a35aeeff0e5a3438ca594">PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabdafb5c21eda810bfa98ce05620c465f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad1464e4ebe5a35aeeff0e5a3438ca594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f80ca8f45bf7f47414121eae0fe4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga02f80ca8f45bf7f47414121eae0fe4c9">PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga903fa3206aa02d7b95130920b00a2428">_PRS_CH_CTRL_SIGSEL_DAC0CH1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga02f80ca8f45bf7f47414121eae0fe4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01dc9a580cd2247f2531d74a5ae873a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa01dc9a580cd2247f2531d74a5ae873a">PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaed456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa01dc9a580cd2247f2531d74a5ae873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e56501be2de265fffc8720aab24d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga66e56501be2de265fffc8720aab24d38">PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga33064428adba625ca1e8319cdd49df13">_PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga66e56501be2de265fffc8720aab24d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ac7f5fe630e31d0dedd618997e0ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga45ac7f5fe630e31d0dedd618997e0ba5">PRS_CH_CTRL_SIGSEL_USART1TXC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga45ac7f5fe630e31d0dedd618997e0ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafe790788778cc25cdcb1e83af48ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gacafe790788778cc25cdcb1e83af48ddf">PRS_CH_CTRL_SIGSEL_USART2TXC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1ab3c2e8ec9a3e3d9921d2dae634c88f">_PRS_CH_CTRL_SIGSEL_USART2TXC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacafe790788778cc25cdcb1e83af48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6b925ab91893d157b089831fbfc4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabe6b925ab91893d157b089831fbfc4f5">PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gabe6b925ab91893d157b089831fbfc4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac635883215a112e39e624392fc21fd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac635883215a112e39e624392fc21fd78">PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac635883215a112e39e624392fc21fd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa4ff5d16769425f5ad0d508dcc64e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7fa4ff5d16769425f5ad0d508dcc64e6">PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f347ba792b9ef7c9bf26e5c40c05103">_PRS_CH_CTRL_SIGSEL_TIMER2OF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7fa4ff5d16769425f5ad0d508dcc64e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac863a4ed65bba542d4a8fa68e0277710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac863a4ed65bba542d4a8fa68e0277710">PRS_CH_CTRL_SIGSEL_TIMER3OF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab6014c27112c80441d6fde3dd4fb88b5">_PRS_CH_CTRL_SIGSEL_TIMER3OF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac863a4ed65bba542d4a8fa68e0277710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e81bd436c2c8e36d2fc335b1dbfea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa4e81bd436c2c8e36d2fc335b1dbfea7">PRS_CH_CTRL_SIGSEL_USBSOFSR</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad55c3057a1bb96fffb32e6b806ca465c">_PRS_CH_CTRL_SIGSEL_USBSOFSR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa4e81bd436c2c8e36d2fc335b1dbfea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3cfedbe8f8290a6a155dde00d64271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaee3cfedbe8f8290a6a155dde00d64271">PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaee3cfedbe8f8290a6a155dde00d64271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9eb72ca413f933616ee000711edffe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf9eb72ca413f933616ee000711edffe3">PRS_CH_CTRL_SIGSEL_UART0TXC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga09bafd2f28d10b72d921213a1ba29b5e">_PRS_CH_CTRL_SIGSEL_UART0TXC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf9eb72ca413f933616ee000711edffe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494610ad3b07b353367268888fec52be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga494610ad3b07b353367268888fec52be">PRS_CH_CTRL_SIGSEL_UART1TXC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1f323eb25340efedef0f01b21bc4996f">_PRS_CH_CTRL_SIGSEL_UART1TXC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga494610ad3b07b353367268888fec52be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2a84e58f2ece064455df1da505a869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabe2a84e58f2ece064455df1da505a869">PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gabe2a84e58f2ece064455df1da505a869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7c21155f7362490bfd8f5179d65756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaca7c21155f7362490bfd8f5179d65756">PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaca7c21155f7362490bfd8f5179d65756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3c3fd79a616885c6f974bfb91abf35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaec3c3fd79a616885c6f974bfb91abf35">PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0d55a74aa646e816e3771aeca0851712">_PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaec3c3fd79a616885c6f974bfb91abf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed971e4b2c47a88d83844b54e503435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4ed971e4b2c47a88d83844b54e503435">PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac16608445e3083af631bd5b94418dc68">_PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4ed971e4b2c47a88d83844b54e503435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6a5d7b5abb27dc9ae7d424dea53d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga34e6a5d7b5abb27dc9ae7d424dea53d6">PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0659b332957e93544b55cc0454051dce">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga34e6a5d7b5abb27dc9ae7d424dea53d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329f3c24a94e83c1a8e3e959bc5c3618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga329f3c24a94e83c1a8e3e959bc5c3618">PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac711f100c95c9be159cd253dcc8b5fd6">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga329f3c24a94e83c1a8e3e959bc5c3618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adeb3e0b8051d37b0e18f20dab4bc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1adeb3e0b8051d37b0e18f20dab4bc6d">PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9be446dcfdec69bccb20276a66ee040f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1adeb3e0b8051d37b0e18f20dab4bc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae2511eb73604c713a16b1499fbacd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7ae2511eb73604c713a16b1499fbacd7">PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga878458f8b833128a7e427f500cc359ec">_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7ae2511eb73604c713a16b1499fbacd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e52ef2ab07b5a42867fa7ee668fbaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9e52ef2ab07b5a42867fa7ee668fbaea">PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9e52ef2ab07b5a42867fa7ee668fbaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9758b17df503801b7de6611ba4b61f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9758b17df503801b7de6611ba4b61f67">PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga157d92b462420e73e58a34bcf08b36ad">_PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9758b17df503801b7de6611ba4b61f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b693798cc1c8a7021363f0effcd01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4b693798cc1c8a7021363f0effcd01ca">PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4b693798cc1c8a7021363f0effcd01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c95072a414f26fefc78bfe1d6066f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga46c95072a414f26fefc78bfe1d6066f5">PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga46c95072a414f26fefc78bfe1d6066f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5556d34ac0419bc5137cac1ee7582b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5556d34ac0419bc5137cac1ee7582b58">PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4474b23e8a09d2824fa8e6ff443cca6f">_PRS_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5556d34ac0419bc5137cac1ee7582b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166c7b15ef5ab00de6bae1773abfa731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga166c7b15ef5ab00de6bae1773abfa731">PRS_CH_CTRL_SIGSEL_TIMER3CC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga345e7486ed96f2870805731f25d6f664">_PRS_CH_CTRL_SIGSEL_TIMER3CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga166c7b15ef5ab00de6bae1773abfa731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12c443c22224ec74189055ca25339c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa12c443c22224ec74189055ca25339c2">PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa12c443c22224ec74189055ca25339c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81998b8acbc9ffac652d645bc66d5e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga81998b8acbc9ffac652d645bc66d5e48">PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga810941478bb297303654bf532a41e9ae">_PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga81998b8acbc9ffac652d645bc66d5e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cdac08edea079f6ba747123df8bea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga39cdac08edea079f6ba747123df8bea5">PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga98688b6c41f15c6a64feb7b0d5d070bf">_PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga39cdac08edea079f6ba747123df8bea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00494ce69289141b10e3fc7fe3fe80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad00494ce69289141b10e3fc7fe3fe80c">PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad00494ce69289141b10e3fc7fe3fe80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3367ef8a287e62d6ec0d701a86b95e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3367ef8a287e62d6ec0d701a86b95e87">PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3367ef8a287e62d6ec0d701a86b95e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadff0ad454b159b39b6db20d32bf600f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaadff0ad454b159b39b6db20d32bf600f">PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7799035c2215cdd461ad495863ca966f">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaadff0ad454b159b39b6db20d32bf600f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e5716031e34b83ab6886d116f53c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga52e5716031e34b83ab6886d116f53c12">PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga51c02ac714569112247376e37d310846">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga52e5716031e34b83ab6886d116f53c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa358faf3fcd8a8f47762a7c7d1ce79f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa358faf3fcd8a8f47762a7c7d1ce79f8">PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe735f28d1bb4879596c2448fce1125a">_PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa358faf3fcd8a8f47762a7c7d1ce79f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f42a9a994ad3ca7f824701c8667082f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7f42a9a994ad3ca7f824701c8667082f">PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7f42a9a994ad3ca7f824701c8667082f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87f446fa919df5e8f398c13ae31500c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa87f446fa919df5e8f398c13ae31500c">PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa87f446fa919df5e8f398c13ae31500c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36124b5af63366f5241322af2f4cc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad36124b5af63366f5241322af2f4cc14">PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5f5e19fd16d344bb298efae39d4ba27f">_PRS_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad36124b5af63366f5241322af2f4cc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ef09fac338cb330ed441be44b9119e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac5ef09fac338cb330ed441be44b9119e">PRS_CH_CTRL_SIGSEL_TIMER3CC1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b1c99cf13c8534ed5dbf8bbc3bf80c0">_PRS_CH_CTRL_SIGSEL_TIMER3CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac5ef09fac338cb330ed441be44b9119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4203b58cca23222507f906d9739874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a4203b58cca23222507f906d9739874">PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3a4203b58cca23222507f906d9739874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ebbc69abadd60e34bea810dfd1a0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga10ebbc69abadd60e34bea810dfd1a0e4">PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga10ebbc69abadd60e34bea810dfd1a0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca1ac507559e9b720fbde443254eebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5ca1ac507559e9b720fbde443254eebc">PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa37eb83e85d1c98c5596bc1ff7935269">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5ca1ac507559e9b720fbde443254eebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329850c999590ed93619106993df80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga329850c999590ed93619106993df80bf">PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf5bd9d931cf4e4b2b05d681b502ff86">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga329850c999590ed93619106993df80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d25dd53bfb9b16fc587b030638b735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3d25dd53bfb9b16fc587b030638b735d">PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gadcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d25dd53bfb9b16fc587b030638b735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741779e211e24525b289c10710bc30eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga741779e211e24525b289c10710bc30eb">PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga741779e211e24525b289c10710bc30eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152c929de79ff18b8f2edae2091880f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga152c929de79ff18b8f2edae2091880f7">PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5b263b8539983e78b950448d59b47e80">_PRS_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga152c929de79ff18b8f2edae2091880f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20086ce43c6413d168c9d7dc8c742887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga20086ce43c6413d168c9d7dc8c742887">PRS_CH_CTRL_SIGSEL_TIMER3CC2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a88f66d0fc1490fbe6f8e12a94cfecb">_PRS_CH_CTRL_SIGSEL_TIMER3CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga20086ce43c6413d168c9d7dc8c742887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c695f10b4f4fb227b8e856b20ac7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga63c695f10b4f4fb227b8e856b20ac7e4">PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga63c695f10b4f4fb227b8e856b20ac7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5b619600de181781c6a2f893b47e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1c5b619600de181781c6a2f893b47e34">PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1c5b619600de181781c6a2f893b47e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5834e9d3396f1deb50bb751a623eb6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5834e9d3396f1deb50bb751a623eb6d0">PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae35a71a8c3c207c2b6bf1f9a191bf317">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5834e9d3396f1deb50bb751a623eb6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4e9ef8f05b507ee837bcc86a493f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe4e9ef8f05b507ee837bcc86a493f6d">PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8096d6c16bd4afdff50cc79ca777ed">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gafe4e9ef8f05b507ee837bcc86a493f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f91ed1413c6360b29ad6ea7a7096a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6f91ed1413c6360b29ad6ea7a7096a54">PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6f91ed1413c6360b29ad6ea7a7096a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4bd15b44887f205d3e91c65c12eeab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac4bd15b44887f205d3e91c65c12eeab7">PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac4bd15b44887f205d3e91c65c12eeab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b31029b428a973856e508e6e8fb4319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3b31029b428a973856e508e6e8fb4319">PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e57b800985e449e3d8908803ae795d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3b31029b428a973856e508e6e8fb4319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003bfb46365a6fd9c349b7e5c3f85d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga003bfb46365a6fd9c349b7e5c3f85d13">PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5abf972f9423d374364123f7a3616d49">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga003bfb46365a6fd9c349b7e5c3f85d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1505d7b6d54d1016f51e83ffbf7eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9f1505d7b6d54d1016f51e83ffbf7eb0">PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9f1505d7b6d54d1016f51e83ffbf7eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c12066d18f663c7c7f5dddf35e112e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1c12066d18f663c7c7f5dddf35e112e1">PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1c12066d18f663c7c7f5dddf35e112e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0086d5309dce28a1a7ee00712f0c4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac0086d5309dce28a1a7ee00712f0c4ba">PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga97eb5527c38d71423ed87e1b92c7a702">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac0086d5309dce28a1a7ee00712f0c4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a595042bebc146e6a247edc9d065a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6a595042bebc146e6a247edc9d065a7a">PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafa3f300bbbf1e3023e3c48da92255b11">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a595042bebc146e6a247edc9d065a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ed065e6745f25521f60466dbb95d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga41ed065e6745f25521f60466dbb95d55">PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga41ed065e6745f25521f60466dbb95d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad47b6e1d0def5858d962b19975432a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7ad47b6e1d0def5858d962b19975432a">PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7ad47b6e1d0def5858d962b19975432a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5b6f07947cd785196331f7f9038833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2e5b6f07947cd785196331f7f9038833">PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3490019298e9a04b0f285ddb7e1f11d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2e5b6f07947cd785196331f7f9038833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f2a5c59270834dbea0638f97fbbb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga38f2a5c59270834dbea0638f97fbbb7d">PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga76e8419a2174759abfe0303f6ed248bc">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga38f2a5c59270834dbea0638f97fbbb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc44f7e0f59fa9d81e5589d77158c8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gadc44f7e0f59fa9d81e5589d77158c8e9">_PRS_CH_CTRL_SOURCESEL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadc44f7e0f59fa9d81e5589d77158c8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7487965459eeccdd641d169bb1262a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a7487965459eeccdd641d169bb1262a">_PRS_CH_CTRL_SOURCESEL_MASK</a>&#160;&#160;&#160;0x3F0000UL</td></tr>
<tr class="separator:ga3a7487965459eeccdd641d169bb1262a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204a00ff1c3deb7d5cffd1dc37827ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2204a00ff1c3deb7d5cffd1dc37827ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac04fc5afdbc694f6196ec77cb3a3cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaac04fc5afdbc694f6196ec77cb3a3cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbdaffa34ca8ceebd5e38a262a68789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gacfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gacfbdaffa34ca8ceebd5e38a262a68789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e18372135f5392a0b1115650cae068c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga3e18372135f5392a0b1115650cae068c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8433a51665477a5e1da7f2a9e59589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6d8433a51665477a5e1da7f2a9e59589">_PRS_CH_CTRL_SOURCESEL_DAC0</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga6d8433a51665477a5e1da7f2a9e59589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac17b2021300eb950d03c6e6a3eeb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaac17b2021300eb950d03c6e6a3eeb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56d3c1dccb8db54b9b606a96d01153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gae56d3c1dccb8db54b9b606a96d01153f">_PRS_CH_CTRL_SOURCESEL_USARTRF0</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:gae56d3c1dccb8db54b9b606a96d01153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51774c50e9c8813a7f33d7d903958ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;0x00000011UL</td></tr>
<tr class="separator:gaf51774c50e9c8813a7f33d7d903958ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf3d10a1684522a0fdfb8e476194f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5cf3d10a1684522a0fdfb8e476194f54">_PRS_CH_CTRL_SOURCESEL_USART2</a>&#160;&#160;&#160;0x00000012UL</td></tr>
<tr class="separator:ga5cf3d10a1684522a0fdfb8e476194f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122e8c2af23b8d1fa904fb8297ebf545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;0x0000001CUL</td></tr>
<tr class="separator:ga122e8c2af23b8d1fa904fb8297ebf545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca4873e3b294c8d19b18ff39e3ae02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;0x0000001DUL</td></tr>
<tr class="separator:ga8ca4873e3b294c8d19b18ff39e3ae02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9d09e4d2eb989f2dfdf20d50af99ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabb9d09e4d2eb989f2dfdf20d50af99ec">_PRS_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;0x0000001EUL</td></tr>
<tr class="separator:gabb9d09e4d2eb989f2dfdf20d50af99ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8a947896458545182978eaddb4d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea8a947896458545182978eaddb4d5a5">_PRS_CH_CTRL_SOURCESEL_TIMER3</a>&#160;&#160;&#160;0x0000001FUL</td></tr>
<tr class="separator:gaea8a947896458545182978eaddb4d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1d8c7222f377cfd7fea9a5170c304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8af1d8c7222f377cfd7fea9a5170c304">_PRS_CH_CTRL_SOURCESEL_USB</a>&#160;&#160;&#160;0x00000024UL</td></tr>
<tr class="separator:ga8af1d8c7222f377cfd7fea9a5170c304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab56c4cb4d47dc8f42ee94b438c03e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a>&#160;&#160;&#160;0x00000028UL</td></tr>
<tr class="separator:gaab56c4cb4d47dc8f42ee94b438c03e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181f35bad39e0aec1861d7e4903018f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga181f35bad39e0aec1861d7e4903018f3">_PRS_CH_CTRL_SOURCESEL_UART0</a>&#160;&#160;&#160;0x00000029UL</td></tr>
<tr class="separator:ga181f35bad39e0aec1861d7e4903018f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a9f2418fb5ee95c9c57b6f0dc1b24c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga50a9f2418fb5ee95c9c57b6f0dc1b24c">_PRS_CH_CTRL_SOURCESEL_UART1</a>&#160;&#160;&#160;0x0000002AUL</td></tr>
<tr class="separator:ga50a9f2418fb5ee95c9c57b6f0dc1b24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98fdcefa552c264b4f59252863aaee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a>&#160;&#160;&#160;0x00000030UL</td></tr>
<tr class="separator:gac98fdcefa552c264b4f59252863aaee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3948e0005fc96dca6230a67eacea6523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a>&#160;&#160;&#160;0x00000031UL</td></tr>
<tr class="separator:ga3948e0005fc96dca6230a67eacea6523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b206a02a3cf067b7a0799888cc113d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b206a02a3cf067b7a0799888cc113d0">_PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&#160;&#160;&#160;0x00000034UL</td></tr>
<tr class="separator:ga6b206a02a3cf067b7a0799888cc113d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855a4335735c0a39f5d3316f1ac4c9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga855a4335735c0a39f5d3316f1ac4c9d5">_PRS_CH_CTRL_SOURCESEL_BURTC</a>&#160;&#160;&#160;0x00000037UL</td></tr>
<tr class="separator:ga855a4335735c0a39f5d3316f1ac4c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c829cc09c2b28c29c0ea40fa5e4a65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c829cc09c2b28c29c0ea40fa5e4a65a">_PRS_CH_CTRL_SOURCESEL_LESENSEL</a>&#160;&#160;&#160;0x00000039UL</td></tr>
<tr class="separator:ga3c829cc09c2b28c29c0ea40fa5e4a65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd42e5e224678dbcc92587a3a9e6961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gacdd42e5e224678dbcc92587a3a9e6961">_PRS_CH_CTRL_SOURCESEL_LESENSEH</a>&#160;&#160;&#160;0x0000003AUL</td></tr>
<tr class="separator:gacdd42e5e224678dbcc92587a3a9e6961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42237c021e6d8c226d48b94566e29f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga42237c021e6d8c226d48b94566e29f96">_PRS_CH_CTRL_SOURCESEL_LESENSED</a>&#160;&#160;&#160;0x0000003BUL</td></tr>
<tr class="separator:ga42237c021e6d8c226d48b94566e29f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4257b6773dc3ee4b6e6ee7ffbe442a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf4257b6773dc3ee4b6e6ee7ffbe442a6">PRS_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaf4257b6773dc3ee4b6e6ee7ffbe442a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d36d3bda3e26eebb0ca7e0f8ef4431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa1d36d3bda3e26eebb0ca7e0f8ef4431">PRS_CH_CTRL_SOURCESEL_VCMP</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa1d36d3bda3e26eebb0ca7e0f8ef4431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05455e41a92fc3aff80164a56d2bd718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga05455e41a92fc3aff80164a56d2bd718">PRS_CH_CTRL_SOURCESEL_ACMP0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gacfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga05455e41a92fc3aff80164a56d2bd718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c84d084b897a2c360a6a4d2e89ec508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7c84d084b897a2c360a6a4d2e89ec508">PRS_CH_CTRL_SOURCESEL_ACMP1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga7c84d084b897a2c360a6a4d2e89ec508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6ff7590e928750e1797d5f65b596db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c6ff7590e928750e1797d5f65b596db">PRS_CH_CTRL_SOURCESEL_DAC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6d8433a51665477a5e1da7f2a9e59589">_PRS_CH_CTRL_SOURCESEL_DAC0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga3c6ff7590e928750e1797d5f65b596db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada44d0d2ddc16c700c921a6ee21e1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gada44d0d2ddc16c700c921a6ee21e1848">PRS_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gada44d0d2ddc16c700c921a6ee21e1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a08d607797fdb47b3aec57600f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac16a08d607797fdb47b3aec57600f57c">PRS_CH_CTRL_SOURCESEL_USARTRF0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae56d3c1dccb8db54b9b606a96d01153f">_PRS_CH_CTRL_SOURCESEL_USARTRF0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gac16a08d607797fdb47b3aec57600f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346f1839f8e8941f5cd5ec6dba8bfb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga346f1839f8e8941f5cd5ec6dba8bfb76">PRS_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga346f1839f8e8941f5cd5ec6dba8bfb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bdba414fafb40bc19d93e9ef0c415e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga99bdba414fafb40bc19d93e9ef0c415e">PRS_CH_CTRL_SOURCESEL_USART2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5cf3d10a1684522a0fdfb8e476194f54">_PRS_CH_CTRL_SOURCESEL_USART2</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga99bdba414fafb40bc19d93e9ef0c415e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946819b2e4a99179651f73fe66970720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga946819b2e4a99179651f73fe66970720">PRS_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga946819b2e4a99179651f73fe66970720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18dfc8f91faff990d0ab4c595486683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac18dfc8f91faff990d0ab4c595486683">PRS_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gac18dfc8f91faff990d0ab4c595486683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f314e0b519cd758640418e878daa58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0f314e0b519cd758640418e878daa58a">PRS_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabb9d09e4d2eb989f2dfdf20d50af99ec">_PRS_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga0f314e0b519cd758640418e878daa58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925b3c2d464702fb929b4f8bac8c4381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga925b3c2d464702fb929b4f8bac8c4381">PRS_CH_CTRL_SOURCESEL_TIMER3</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea8a947896458545182978eaddb4d5a5">_PRS_CH_CTRL_SOURCESEL_TIMER3</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga925b3c2d464702fb929b4f8bac8c4381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0581b897826bc50e0f5b80f96b21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeee0581b897826bc50e0f5b80f96b21d">PRS_CH_CTRL_SOURCESEL_USB</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8af1d8c7222f377cfd7fea9a5170c304">_PRS_CH_CTRL_SOURCESEL_USB</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaeee0581b897826bc50e0f5b80f96b21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba99b54c693295c2a0363bda375c06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gaba99b54c693295c2a0363bda375c06d1">PRS_CH_CTRL_SOURCESEL_RTC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaba99b54c693295c2a0363bda375c06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ec759665d5f1477d8e84a0c9c70ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gac2ec759665d5f1477d8e84a0c9c70ccb">PRS_CH_CTRL_SOURCESEL_UART0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga181f35bad39e0aec1861d7e4903018f3">_PRS_CH_CTRL_SOURCESEL_UART0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gac2ec759665d5f1477d8e84a0c9c70ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b78a957a5c4bdcf99a08562b478baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga74b78a957a5c4bdcf99a08562b478baf">PRS_CH_CTRL_SOURCESEL_UART1</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga50a9f2418fb5ee95c9c57b6f0dc1b24c">_PRS_CH_CTRL_SOURCESEL_UART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga74b78a957a5c4bdcf99a08562b478baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9935e476e6fc2f0eae913cdda1506c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad9935e476e6fc2f0eae913cdda1506c9">PRS_CH_CTRL_SOURCESEL_GPIOL</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad9935e476e6fc2f0eae913cdda1506c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0044f19dcfb01574337fd4e05147270e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0044f19dcfb01574337fd4e05147270e">PRS_CH_CTRL_SOURCESEL_GPIOH</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga0044f19dcfb01574337fd4e05147270e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7a5daff8b2db424b6b805bba97996f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe7a5daff8b2db424b6b805bba97996f">PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b206a02a3cf067b7a0799888cc113d0">_PRS_CH_CTRL_SOURCESEL_LETIMER0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gafe7a5daff8b2db424b6b805bba97996f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193ead996806463e0e15164ecef7ce1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga193ead996806463e0e15164ecef7ce1a">PRS_CH_CTRL_SOURCESEL_BURTC</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga855a4335735c0a39f5d3316f1ac4c9d5">_PRS_CH_CTRL_SOURCESEL_BURTC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga193ead996806463e0e15164ecef7ce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f8bb79e1afeedb01e60ea0441cdd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga64f8bb79e1afeedb01e60ea0441cdd1a">PRS_CH_CTRL_SOURCESEL_LESENSEL</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c829cc09c2b28c29c0ea40fa5e4a65a">_PRS_CH_CTRL_SOURCESEL_LESENSEL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga64f8bb79e1afeedb01e60ea0441cdd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0a68f3530b9da8d09540315a3c2e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9d0a68f3530b9da8d09540315a3c2e33">PRS_CH_CTRL_SOURCESEL_LESENSEH</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gacdd42e5e224678dbcc92587a3a9e6961">_PRS_CH_CTRL_SOURCESEL_LESENSEH</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga9d0a68f3530b9da8d09540315a3c2e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2dbc4fe9ba2a4edf6b99ff6b12c681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1d2dbc4fe9ba2a4edf6b99ff6b12c681">PRS_CH_CTRL_SOURCESEL_LESENSED</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga42237c021e6d8c226d48b94566e29f96">_PRS_CH_CTRL_SOURCESEL_LESENSED</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga1d2dbc4fe9ba2a4edf6b99ff6b12c681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d99ba164532805668cd6221917fe124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9d99ba164532805668cd6221917fe124">_PRS_CH_CTRL_EDSEL_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9d99ba164532805668cd6221917fe124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1affdd7e4f63baed3d8ad36909c818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c1affdd7e4f63baed3d8ad36909c818">_PRS_CH_CTRL_EDSEL_MASK</a>&#160;&#160;&#160;0x3000000UL</td></tr>
<tr class="separator:ga3c1affdd7e4f63baed3d8ad36909c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa51602b5956dc3b3cb899ebc8e3db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0fa51602b5956dc3b3cb899ebc8e3db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee943aba476b82808bdf0ef2c5fe188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5ee943aba476b82808bdf0ef2c5fe188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cea2dacf6fdcba0e93046fd1487cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga75cea2dacf6fdcba0e93046fd1487cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe887098478fa2690a439693870ea844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gafe887098478fa2690a439693870ea844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1380bfca76aba7f0b33399582cb977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga4f1380bfca76aba7f0b33399582cb977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8c411b984a791a0378b87496555291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1f8c411b984a791a0378b87496555291">PRS_CH_CTRL_EDSEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga1f8c411b984a791a0378b87496555291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e8f3971f911576d36121fc2fa50fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gad2e8f3971f911576d36121fc2fa50fcb">PRS_CH_CTRL_EDSEL_OFF</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gad2e8f3971f911576d36121fc2fa50fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629937c225db1e00a996bbba5bc0dfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga629937c225db1e00a996bbba5bc0dfa9">PRS_CH_CTRL_EDSEL_POSEDGE</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga629937c225db1e00a996bbba5bc0dfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fd7be0967b8ad13fc5251643a0c2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga03fd7be0967b8ad13fc5251643a0c2a6">PRS_CH_CTRL_EDSEL_NEGEDGE</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga03fd7be0967b8ad13fc5251643a0c2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed74f2cef37af34d0d919470497afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9ed74f2cef37af34d0d919470497afc7">PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga9ed74f2cef37af34d0d919470497afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776bf2cd206588212b9e638163017e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga776bf2cd206588212b9e638163017e47">PRS_CH_CTRL_ASYNC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td></tr>
<tr class="separator:ga776bf2cd206588212b9e638163017e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c298433ecf665c32d77ae355eacb451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7c298433ecf665c32d77ae355eacb451">_PRS_CH_CTRL_ASYNC_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga7c298433ecf665c32d77ae355eacb451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c73fb349043fcd019f17558f692c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga30c73fb349043fcd019f17558f692c0b">_PRS_CH_CTRL_ASYNC_MASK</a>&#160;&#160;&#160;0x10000000UL</td></tr>
<tr class="separator:ga30c73fb349043fcd019f17558f692c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8419e019664888ca2822d992e51350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#gabc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabc8419e019664888ca2822d992e51350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11857e54b77535a319cc7916ed4816e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__PRS__BitFields.html#ga11857e54b77535a319cc7916ed4816e8">PRS_CH_CTRL_ASYNC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga11857e54b77535a319cc7916ed4816e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2ab5f8a8f7976cfe780bb23fc7ca184d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa2b7d9ce7b1d07e4c577ed71ccb6159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="em__prs_8h_source.html#l00106">PRS_PulseTrigger()</a>.</p>

</div>
</div>
<a class="anchor" id="ga47e4c4568b630420def76b5f17c5604a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00059">59</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e0d36605d5bab8ceffaf0b5ed656cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH0PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00060">60</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga842bcb3c30296ac18afca2b56a8ce6ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH0PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00061">61</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5c23b89db4226729382f2c44f1f49d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00062">62</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59c9abf38131dd8c97d7001bf50fadff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00063">63</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb8ece77849aa64e0543fed5af7779c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00064">64</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e95394eb0ab7787b2079e907d22cd7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH1PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00065">65</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cd68f32e827c6a06a5aabb234be148c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH1PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00066">66</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fb1b5120ea80441d41cb7b593bbc6ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00067">67</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad15e33a50b951b6b6b281f7c80b82d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00068">68</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cca3d9562632938beb49c44b0b77081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00069">69</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61ebcad9414ce5a7cccaa54912d5d15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH2PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00070">70</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafaa1e7e199925102d3c08a262db65e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH2PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00071">71</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e9b8b736b62f53b0b5e12284e6ffe59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00072">72</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d81a08359239371922eb240b8ce2951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00073">73</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41a9bbbe23222308b559675c7081fd1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00074">74</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30f8a72bc3720526a9c812af478c288d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH3PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00075">75</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e2f71181e478510ef883ada7e3cb174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH3PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00076">76</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6a1b90b929ad89379989173e5ce50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00077">77</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga146e72d0dd1c912f9bec9f22fd02f5ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00078">78</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b92f7540f22606be0ce8a9a1249df9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00079">79</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa74f4f1a23b360bf4c38e898bcc06af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH4PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00080">80</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac59ba7081d8c9a1631fcfa799827d260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH4PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00081">81</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee49a595c3008b4e21e37b82503d5b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00082">82</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga324fcd189c2692f4e0edc11147687d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00083">83</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8af1a96b003a812f907cf7379c295bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00084">84</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02696950de6c118d7dae5623e437f60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH5PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00085">85</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab610ab5b4518d29d8e134d4adbedb120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH5PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00086">86</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7212eb33ce1712f0ec6c6fbfde7f8a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00087">87</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b791a69eaff5dce5b38b6289cb3e328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00088">88</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a317e3ab52a8a601ee98c66e5e206e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00089">89</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c85db0f109c2f075a42ca0adba0b1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH6PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00090">90</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c1ea01ae7735a53cc1bb26c5d195a3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH6PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00091">91</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga464c565d0d27084570a0edf57989ad1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00092">92</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab302495ea9f047914b2a2dd54510793f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00093">93</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c2b61da7ac772efdac69b0f560c4352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00094">94</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1cc2e1007a52ec7380b5e0c7b757221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH7PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00095">95</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55dba15ff54e6c30f0d92e5509204539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH7PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00096">96</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcc4430bf73addfce0442cda61c96df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00097">97</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3786f9adf9a989bd6819bd2030a6a3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00098">98</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6104c157400956e2ee17984eded576e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00099">99</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d02b6b849d43f2f65505435b731ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH8PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00100">100</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14905a3b566d3d6e73dcceb76bbc123c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH8PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00101">101</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81f687f2ff4a396290306467fa0df042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00102">102</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab656e64c2bcaa65a73681f26913de5f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga81f687f2ff4a396290306467fa0df042">_PRS_SWPULSE_CH8PULSE_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00103">103</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0738021f3d9389efd033f018da57dd2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00104">104</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga686f543e4248801c4024f61dee4ba3b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH9PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00105">105</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1185d0a95505629c8694e9eff454383d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH9PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00106">106</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10112a40c450eed09230d951d45ed2e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00107">107</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga031ede66bd244ec574146d0074ac3492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga10112a40c450eed09230d951d45ed2e1">_PRS_SWPULSE_CH9PULSE_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00108">108</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb407a2b2522f27ff0bb27ef3b76add5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00109">109</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83b36c430d289df769a9e6dd84475654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH10PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00110">110</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8fc0ef360721e057fdf8cbc63e16ef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH10PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00111">111</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ee0557efbc425626108ef78cf21c6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00112">112</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga813bb386de1f0d1171e876168b062ce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2ee0557efbc425626108ef78cf21c6e9">_PRS_SWPULSE_CH10PULSE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00113">113</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ed4caf472f0ee5c713ffa040071dd79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Pulse Generation </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00114">114</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed102f4add93742335aae90c066dc9a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH11PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00115">115</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga371d319f06c04cc329b2c7064738a52a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH11PULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00116">116</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bdad3ba6ad401fb218ffa0d4d4bc36c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00117">117</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga252a754edf62e7b0482552b4e733cf5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bdad3ba6ad401fb218ffa0d4d4bc36c">_PRS_SWPULSE_CH11PULSE_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWPULSE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00118">118</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadeac54101aca47a17ecb61f9f559c811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00121">121</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac733addf8455b38abfa0a2a0d4024e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00122">122</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga783f93f8907f806b06cdf20d4800e074"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00123">123</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e1f525b00b4466c77da8037b66b9bfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH0LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00124">124</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04e2e56f9003cd6ea6a51f9b802279be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH0LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00125">125</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6b7a9be4702c70797b9beaa5ca4c283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00126">126</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga737949d3661a5f24fb60ce0f62759890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00127">127</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ce5b99f05e49d947a868dc4d49f5a4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00128">128</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf5f2ea0475476c63fd57a0ebf11e9e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH1LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00129">129</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dfa84e502d8c90093045dc4793a1fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH1LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00130">130</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga844e86a2e412df19d7a21117c8e9fcef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00131">131</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ce1e40ca36c543e77c0b283f262e09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00132">132</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96661a8a2065b449ec1eda025dfa27c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00133">133</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf65f960bbd86c57739bdf0deeb620f09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH2LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00134">134</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e0b67c62cf3144bf467e5fba6b557cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH2LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00135">135</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c179bad8d4dd561922479b3d8ed0d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00136">136</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab39ef1e79dd5c8a23adca1e36e074665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00137">137</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7335db4897e7caeee27a9bd91e770a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00138">138</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02d4f17fbefe41a918193d77b639204c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH3LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00139">139</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68d0c529d67fd21616d7bd4367e9ae8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH3LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00140">140</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b2f85f931cde674fe2139df74b8f840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00141">141</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f153587e837f422b5e2f010cdf8c08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00142">142</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c06a0b03a9e5932ca7217c6d0473100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00143">143</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae697f1a4a5697bdf132b6a066a466fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH4LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00144">144</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga755910355aa76170c5589f83878fcd39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH4LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00145">145</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaad85954f2c83a803e102aac23334296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00146">146</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab657ca23b04708c904d5aa4cb6126ab4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00147">147</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ddeb3dc42d98f99d6c20ac29cada48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00148">148</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee124c5369b67c87897c23365a4cd849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH5LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00149">149</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e38417472f2356e5506d9d8b75aaa20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH5LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00150">150</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2149cd14b83aa5bfa019079ac037f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00151">151</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac55e246cb0cf623393a186a98f9dd0c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00152">152</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8187051a392e3f370207cb601f47aba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00153">153</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf434b3485e012b5060cafe2a0f55b3fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH6LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00154">154</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad30cb7f8c3f353d356f2b8e78be74ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH6LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00155">155</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b0954211a88e98d611ddb8f19416097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00156">156</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b7f68e8faacc547f2e3762052d75bae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00157">157</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf05d56765a4229befaef5922e69f7cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00158">158</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace372f5c82e7ee1b8ea6d2d572eebe65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH7LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00159">159</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d14f6b406249e6d3f3e5347e9b59068"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH7LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00160">160</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab866117cfc610a81dd61e7b125fc94cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00161">161</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e048213c0fabb89c251c72ec15b82dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00162">162</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f2190b97b1ce83f18a6b3414fc877c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00163">163</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fd18ae76b8f7d918f7a1eb9cd4cfd47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH8LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00164">164</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a05fd9aea175e779ba9f7fc18991dd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH8LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00165">165</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafda15222a8bf8ec535798e5772ef4ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00166">166</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fe702ddafe72dd84665a525329233e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafda15222a8bf8ec535798e5772ef4ed4">_PRS_SWLEVEL_CH8LEVEL_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00167">167</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad052d41e895f5c12e4d037a748f23ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00168">168</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedd9bfb182ee0ad1d783532742338909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH9LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00169">169</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga241325f8aef74c04865dab8073a36b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH9LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00170">170</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93244328aaaaf43b520dffef54128245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00171">171</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06342d59809b381a80878248ea170314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga93244328aaaaf43b520dffef54128245">_PRS_SWLEVEL_CH9LEVEL_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00172">172</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a67893550a0e8c5a8e44b9869dbabb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00173">173</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga601259f1d88895230bc7ee3f528ed16d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH10LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00174">174</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fe8718f0e28c3bc633e637a7d68269e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH10LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00175">175</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4abe8f0f880b26b2cb9fe3bf14040a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00176">176</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d49a9ecbd6f1d1032a16e9432f094fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab4abe8f0f880b26b2cb9fe3bf14040a9">_PRS_SWLEVEL_CH10LEVEL_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00177">177</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac848d5f7a8920dc23af29c19736382e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Software Level </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00178">178</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e527093c75a8c70e834d1c641775aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH11LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00179">179</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4db30802f4a505553181acc144410e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH11LEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00180">180</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbcb0437a5255ff8ae5c7665692e62ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00181">181</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d41a409842ae9eaa88e85b886e80631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabbcb0437a5255ff8ae5c7665692e62ff">_PRS_SWLEVEL_CH11LEVEL_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_SWLEVEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00182">182</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e83c5ae47256593785743f4d42763de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00185">185</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64486ed6fae30b45aa7ec57d67d15169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_MASK&#160;&#160;&#160;0x0000070FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00186">186</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f61120a30423a724d8af82b69257bc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH0 Pin Enable </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00187">187</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="ezradio__hal_8c_source.html#l00063">ezradio_hal_GpioInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4356b34aa52716c7992bbc92822f4afc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH0PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00188">188</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f7f1b631eed79ccb57e6db97dabba4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH0PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00189">189</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36185549aa55f90ffc5d1be4b1f55070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00190">190</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2e7100ea446add762a425e8da10bc74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga36185549aa55f90ffc5d1be4b1f55070">_PRS_ROUTE_CH0PEN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00191">191</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8b31697fea92ed0bc2edc702c9a05b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH1 Pin Enable </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00192">192</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="ezradio__hal_8c_source.html#l00063">ezradio_hal_GpioInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf67225d837a715d6909dd5b6ef5b909f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH1PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00193">193</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70d4c4e9f65249cacffba14d6e1c0873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH1PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00194">194</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86aafbf1fc6c280ce588b58ac238ec79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00195">195</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba80fcc6a92be38d997755f274905e91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga86aafbf1fc6c280ce588b58ac238ec79">_PRS_ROUTE_CH1PEN_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00196">196</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63fb3666b52412b607b8bc97f5826e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH2 Pin Enable </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00197">197</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02f49463f08965bd1eebc1e37a554499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH2PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00198">198</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72f460f61a3c0f7fe36560889be3e461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH2PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00199">199</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bb6b37032a75dfa14344700cb242f52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00200">200</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad802b81aaeb5eed3596d479023f1c32f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5bb6b37032a75dfa14344700cb242f52">_PRS_ROUTE_CH2PEN_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00201">201</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac20136920d7cf658b0abed4cdb0f9b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH3 Pin Enable </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00202">202</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga652d937d4b5526780fba5744cc715721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_CH3PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00203">203</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5aa692b84d8747fd35e321521761459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_CH3PEN </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00204">204</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2d9dd5cf0a2df6169cf1636e18ac3e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00205">205</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78c8bd9b42ea804812fe15d8d1e50d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad2d9dd5cf0a2df6169cf1636e18ac3e9">_PRS_ROUTE_CH3PEN_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00206">206</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa684e37a8d707e96714f435c2a0b0f0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_LOCATION </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00207">207</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga636b0a9717b29e21fdca4506a035e716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_MASK&#160;&#160;&#160;0x700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_LOCATION </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00208">208</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb71905fd8099e5a32fdd3d26e534645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC0 for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00209">209</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f67dfc89c4905dd45a7a84f64a6a66c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00210">210</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24eb54c3e0163a588cce78e873ade5d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC1 for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00211">211</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8112336819b53dad39f7fc9acbb25022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb71905fd8099e5a32fdd3d26e534645">_PRS_ROUTE_LOCATION_LOC0</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC0 for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00212">212</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18ad5742e8a8d0c5d62d1d358cb0eb4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2f67dfc89c4905dd45a7a84f64a6a66c">_PRS_ROUTE_LOCATION_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00213">213</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e057b612c46538b6bc03a03f6fb7e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga24eb54c3e0163a588cce78e873ade5d6">_PRS_ROUTE_LOCATION_LOC1</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC1 for PRS_ROUTE </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00214">214</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0a563709dfb1b119309ee4476564f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00217">217</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85de3354323cef7c3f39dd63cde6147e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_MASK&#160;&#160;&#160;0x133F0007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00218">218</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga817be6803fe7800cd03ca4c4170bf159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_SIGSEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00219">219</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d36c8c56174e5db5abcbc04c1141597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_MASK&#160;&#160;&#160;0x7UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_SIGSEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00220">220</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="em__prs_8c_source.html#l00111">PRS_SourceAsyncSignalSet()</a>, and <a class="el" href="em__prs_8c_source.html#l00070">PRS_SourceSignalSet()</a>.</p>

</div>
</div>
<a class="anchor" id="gafd6e16c30eaef4e96c8d7e71ec5159aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode VCMPOUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00221">221</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c82c33152490e72c09ac999d0267560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ACMP0OUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00222">222</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a1d8da2f8f31659665f6cd8cdcade08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ACMP1OUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00223">223</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga019a140a4dbd6c501b5fdf25c2c71f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0CH0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00224">224</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade59af93301160d6983e3d33c4a1b9bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SINGLE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00225">225</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabecc60d3aa93e7332d5a78ffcbca4dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0IRTX&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0IRTX for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00226">226</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6956bebcb2e0b1db6f5349f75c2ce94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00227">227</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade959fb85e9b57478c3b40fd66257c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00228">228</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacb7e6d8aa611cd65d169a1ff2c51f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2UF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00229">229</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8fde0b5beb43a11feec6118284634e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3UF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00230">230</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26d150ef1084b8f18308cce099130479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USBSOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USBSOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00231">231</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb8f8caf167447c839438c779007b5d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RTCOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00232">232</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad789e86b470c18c1a8a36562110bf303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00233">233</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf281e92ef88b7833594c1cb6c53cb9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN8 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00234">234</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac12152fec491236dab291a6ef51f1899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LETIMER0CH0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00235">235</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79a089a075d4dc5ab71c63d34f2525ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_BURTCOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BURTCOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00236">236</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad960a2738c5d785a4ff081f6d19ad442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00237">237</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea456f2f541faca2af62c744fcc7ad6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES8&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES8 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00238">238</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdafb5c21eda810bfa98ce05620c465f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEDEC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00239">239</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga903fa3206aa02d7b95130920b00a2428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0CH1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00240">240</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed456e3f5392833177c4e1311f05cae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SCAN for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00241">241</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33064428adba625ca1e8319cdd49df13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0TXC&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00242">242</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fbcb0f847bb09ff758fcfed19f7a31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1TXC&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00243">243</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ab3c2e8ec9a3e3d9921d2dae634c88f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART2TXC&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00244">244</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbbd8baa929834533ff8911a936b5664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00245">245</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79452f30afc24153299fbadc093238cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00246">246</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f347ba792b9ef7c9bf26e5c40c05103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2OF&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00247">247</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6014c27112c80441d6fde3dd4fb88b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3OF&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00248">248</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad55c3057a1bb96fffb32e6b806ca465c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USBSOFSR&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USBSOFSR for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00249">249</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ca9c6b45f6c8513dd5c2e361f0e7e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RTCCOMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00250">250</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09bafd2f28d10b72d921213a1ba29b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART0TXC&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00251">251</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f323eb25340efedef0f01b21bc4996f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART1TXC&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00252">252</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62ba89281fe564ca60163575fa56250d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00253">253</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1205b2cd1f7614bf3fa8bea2e8275493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN9 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00254">254</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d55a74aa646e816e3771aeca0851712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LETIMER0CH1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00255">255</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac16608445e3083af631bd5b94418dc68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_BURTCCOMP0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BURTCCOMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00256">256</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0659b332957e93544b55cc0454051dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00257">257</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac711f100c95c9be159cd253dcc8b5fd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES9&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES9 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00258">258</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9be446dcfdec69bccb20276a66ee040f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEDEC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00259">259</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga878458f8b833128a7e427f500cc359ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00260">260</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8794a820dc227b6feaca4b542e599eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00261">261</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga157d92b462420e73e58a34bcf08b36ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART2RXDATAV&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00262">262</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga517322cdcac75fead5ebef0212dec852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00263">263</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b866f2d2ff9d86f3fe30f236b2fc751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00264">264</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4474b23e8a09d2824fa8e6ff443cca6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00265">265</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga345e7486ed96f2870805731f25d6f664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC0&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00266">266</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7dd59df4e6c1639a7ffe35730ededc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RTCCOMP1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00267">267</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga810941478bb297303654bf532a41e9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART0RXDATAV&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00268">268</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98688b6c41f15c6a64feb7b0d5d070bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART1RXDATAV&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00269">269</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac36735a7b6bd5a214aba6bdd8a11bcdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00270">270</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5060e31c8356ad0c0bfb527252bd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN10 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00271">271</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7799035c2215cdd461ad495863ca966f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00272">272</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51c02ac714569112247376e37d310846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES10&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES10 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00273">273</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe735f28d1bb4879596c2448fce1125a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEDEC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00274">274</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab61a70a13feff6c60b0a310c746d32ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00275">275</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c7a68a182d7a9ece383be54d8648f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00276">276</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f5e19fd16d344bb298efae39d4ba27f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00277">277</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b1c99cf13c8534ed5dbf8bbc3bf80c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC1&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00278">278</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga620f1569a580419059b5dad61647256e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00279">279</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5a087428ba5be2c49e2aa52ded4a903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN11 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00280">280</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa37eb83e85d1c98c5596bc1ff7935269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00281">281</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf5bd9d931cf4e4b2b05d681b502ff86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES11&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES11 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00282">282</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcacfa3e28e5a1519e96b97f8ce548d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00283">283</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d840218244c71f9990a7b1cb933118c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00284">284</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b263b8539983e78b950448d59b47e80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00285">285</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a88f66d0fc1490fbe6f8e12a94cfecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC2&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00286">286</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7254eaacfaf503763af51c1e2fca241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN4 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00287">287</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a90004974156984e962e104f6e8cc71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN12 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00288">288</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae35a71a8c3c207c2b6bf1f9a191bf317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES4 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00289">289</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb8096d6c16bd4afdff50cc79ca777ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES12&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES12 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00290">290</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe90797830caf0f7732f673abf35e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN5 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00291">291</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1ec6280c56b4427758246813cecaa8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN13 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00292">292</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e57b800985e449e3d8908803ae795d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES5 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00293">293</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5abf972f9423d374364123f7a3616d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES13&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES13 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00294">294</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefd05b068b8572e50ab8a75d257d7171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN6 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00295">295</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3443f38c54796d23752e6b343f834e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN14 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00296">296</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97eb5527c38d71423ed87e1b92c7a702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES6&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES6 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00297">297</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa3f300bbbf1e3023e3c48da92255b11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES14&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES14 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00298">298</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85abc8e7f195ea48967d5ad5192bef8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN7 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00299">299</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa449617edffa499c5ef643278e66678e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOPIN15 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00300">300</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3490019298e9a04b0f285ddb7e1f11d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES7&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES7 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00301">301</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76e8419a2174759abfe0303f6ed248bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES15&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSESCANRES15 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00302">302</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafad22584b9290fd2fee23a77dcb7c1e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_VCMPOUT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode VCMPOUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00303">303</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46050fa44c14c795482bbbafa8f651d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ACMP0OUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00304">304</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4670228867dae2a57090349e5953f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP1OUT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ACMP1OUT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00305">305</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c9966bf93e3eaaf2ab8de0fd3f407d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga019a140a4dbd6c501b5fdf25c2c71f31">_PRS_CH_CTRL_SIGSEL_DAC0CH0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0CH0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00306">306</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76718c370048a716ff13d54d52663070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gade59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SINGLE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00307">307</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8883ce537c3190e4a9917e0348df408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0IRTX&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabecc60d3aa93e7332d5a78ffcbca4dd2">_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0IRTX for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00308">308</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac00a17f59ef3f6d91d2cd82eee43fa9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0UF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00309">309</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76697c35948199a2b5723766f30a7ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1UF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gade959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00310">310</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d269d617f430b617cd75d0074000e11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2UF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaacb7e6d8aa611cd65d169a1ff2c51f14">_PRS_CH_CTRL_SIGSEL_TIMER2UF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00311">311</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05bc4065fcf1fa72747d5c8fb39e002c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3UF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac8fde0b5beb43a11feec6118284634e9">_PRS_CH_CTRL_SIGSEL_TIMER3UF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3UF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00312">312</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad27d5323778a74f8ce2afd7136e7f151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USBSOF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga26d150ef1084b8f18308cce099130479">_PRS_CH_CTRL_SIGSEL_USBSOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USBSOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00313">313</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga140f067bc546484319a76f78719d990a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCOF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RTCOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00314">314</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6f6a7d871d54759467f1e0c01a38673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00315">315</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ae8335ac21ca1108f7815acdbb40763"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN8 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00316">316</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbe9a18d73b9fe974ce7629d82bbbe12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac12152fec491236dab291a6ef51f1899">_PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LETIMER0CH0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00317">317</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43088a86ff9636f7c9792cb7480d6e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_BURTCOF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79a089a075d4dc5ab71c63d34f2525ad">_PRS_CH_CTRL_SIGSEL_BURTCOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BURTCOF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00318">318</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6a6ff1dabcf4940f1fc5ca564f55fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad960a2738c5d785a4ff081f6d19ad442">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00319">319</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e4d29bf561c5e75c58dd29ef48a15b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea456f2f541faca2af62c744fcc7ad6b">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES8 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00320">320</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1464e4ebe5a35aeeff0e5a3438ca594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabdafb5c21eda810bfa98ce05620c465f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEDEC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00321">321</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02f80ca8f45bf7f47414121eae0fe4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga903fa3206aa02d7b95130920b00a2428">_PRS_CH_CTRL_SIGSEL_DAC0CH1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0CH1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00322">322</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa01dc9a580cd2247f2531d74a5ae873a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaed456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SCAN for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00323">323</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66e56501be2de265fffc8720aab24d38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0TXC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga33064428adba625ca1e8319cdd49df13">_PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00324">324</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45ac7f5fe630e31d0dedd618997e0ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1TXC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00325">325</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafe790788778cc25cdcb1e83af48ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART2TXC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1ab3c2e8ec9a3e3d9921d2dae634c88f">_PRS_CH_CTRL_SIGSEL_USART2TXC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00326">326</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe6b925ab91893d157b089831fbfc4f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0OF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00327">327</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac635883215a112e39e624392fc21fd78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1OF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00328">328</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fa4ff5d16769425f5ad0d508dcc64e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2OF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f347ba792b9ef7c9bf26e5c40c05103">_PRS_CH_CTRL_SIGSEL_TIMER2OF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00329">329</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac863a4ed65bba542d4a8fa68e0277710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3OF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab6014c27112c80441d6fde3dd4fb88b5">_PRS_CH_CTRL_SIGSEL_TIMER3OF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3OF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00330">330</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4e81bd436c2c8e36d2fc335b1dbfea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USBSOFSR&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad55c3057a1bb96fffb32e6b806ca465c">_PRS_CH_CTRL_SIGSEL_USBSOFSR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USBSOFSR for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00331">331</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee3cfedbe8f8290a6a155dde00d64271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RTCCOMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00332">332</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9eb72ca413f933616ee000711edffe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART0TXC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga09bafd2f28d10b72d921213a1ba29b5e">_PRS_CH_CTRL_SIGSEL_UART0TXC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00333">333</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga494610ad3b07b353367268888fec52be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART1TXC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1f323eb25340efedef0f01b21bc4996f">_PRS_CH_CTRL_SIGSEL_UART1TXC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1TXC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00334">334</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe2a84e58f2ece064455df1da505a869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00335">335</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca7c21155f7362490bfd8f5179d65756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN9 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00336">336</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec3c3fd79a616885c6f974bfb91abf35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0d55a74aa646e816e3771aeca0851712">_PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LETIMER0CH1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00337">337</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ed971e4b2c47a88d83844b54e503435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_BURTCCOMP0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac16608445e3083af631bd5b94418dc68">_PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BURTCCOMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00338">338</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34e6a5d7b5abb27dc9ae7d424dea53d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0659b332957e93544b55cc0454051dce">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00339">339</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga329f3c24a94e83c1a8e3e959bc5c3618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac711f100c95c9be159cd253dcc8b5fd6">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES9 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00340">340</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1adeb3e0b8051d37b0e18f20dab4bc6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga9be446dcfdec69bccb20276a66ee040f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEDEC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00341">341</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ae2511eb73604c713a16b1499fbacd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga878458f8b833128a7e427f500cc359ec">_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00342">342</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e52ef2ab07b5a42867fa7ee668fbaea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00343">343</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9758b17df503801b7de6611ba4b61f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART2RXDATAV&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga157d92b462420e73e58a34bcf08b36ad">_PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00344">344</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b693798cc1c8a7021363f0effcd01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00345">345</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46c95072a414f26fefc78bfe1d6066f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00346">346</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5556d34ac0419bc5137cac1ee7582b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4474b23e8a09d2824fa8e6ff443cca6f">_PRS_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00347">347</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga166c7b15ef5ab00de6bae1773abfa731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga345e7486ed96f2870805731f25d6f664">_PRS_CH_CTRL_SIGSEL_TIMER3CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00348">348</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa12c443c22224ec74189055ca25339c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RTCCOMP1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00349">349</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81998b8acbc9ffac652d645bc66d5e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART0RXDATAV&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga810941478bb297303654bf532a41e9ae">_PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00350">350</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39cdac08edea079f6ba747123df8bea5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga98688b6c41f15c6a64feb7b0d5d070bf">_PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1RXDATAV for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00351">351</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad00494ce69289141b10e3fc7fe3fe80c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00352">352</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3367ef8a287e62d6ec0d701a86b95e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN10 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00353">353</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadff0ad454b159b39b6db20d32bf600f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga7799035c2215cdd461ad495863ca966f">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00354">354</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52e5716031e34b83ab6886d116f53c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga51c02ac714569112247376e37d310846">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES10 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00355">355</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa358faf3fcd8a8f47762a7c7d1ce79f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe735f28d1bb4879596c2448fce1125a">_PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEDEC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00356">356</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f42a9a994ad3ca7f824701c8667082f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00357">357</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa87f446fa919df5e8f398c13ae31500c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00358">358</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad36124b5af63366f5241322af2f4cc14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5f5e19fd16d344bb298efae39d4ba27f">_PRS_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00359">359</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5ef09fac338cb330ed441be44b9119e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0b1c99cf13c8534ed5dbf8bbc3bf80c0">_PRS_CH_CTRL_SIGSEL_TIMER3CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00360">360</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a4203b58cca23222507f906d9739874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00361">361</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10ebbc69abadd60e34bea810dfd1a0e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN11 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00362">362</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ca1ac507559e9b720fbde443254eebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa37eb83e85d1c98c5596bc1ff7935269">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00363">363</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga329850c999590ed93619106993df80bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaaf5bd9d931cf4e4b2b05d681b502ff86">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES11 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00364">364</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d25dd53bfb9b16fc587b030638b735d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gadcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00365">365</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga741779e211e24525b289c10710bc30eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00366">366</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga152c929de79ff18b8f2edae2091880f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5b263b8539983e78b950448d59b47e80">_PRS_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00367">367</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20086ce43c6413d168c9d7dc8c742887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a88f66d0fc1490fbe6f8e12a94cfecb">_PRS_CH_CTRL_SIGSEL_TIMER3CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00368">368</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63c695f10b4f4fb227b8e856b20ac7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gad7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN4 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00369">369</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c5b619600de181781c6a2f893b47e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN12 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00370">370</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5834e9d3396f1deb50bb751a623eb6d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae35a71a8c3c207c2b6bf1f9a191bf317">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES4 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00371">371</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe4e9ef8f05b507ee837bcc86a493f6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaeb8096d6c16bd4afdff50cc79ca777ed">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES12 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00372">372</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f91ed1413c6360b29ad6ea7a7096a54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN5 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00373">373</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4bd15b44887f205d3e91c65c12eeab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gab1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN13 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00374">374</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b31029b428a973856e508e6e8fb4319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4e57b800985e449e3d8908803ae795d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES5 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00375">375</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga003bfb46365a6fd9c349b7e5c3f85d13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5abf972f9423d374364123f7a3616d49">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES13 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00376">376</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f1505d7b6d54d1016f51e83ffbf7eb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN6 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00377">377</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c12066d18f663c7c7f5dddf35e112e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN14 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00378">378</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="ezradio__hal_8c_source.html#l00063">ezradio_hal_GpioInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gac0086d5309dce28a1a7ee00712f0c4ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga97eb5527c38d71423ed87e1b92c7a702">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES6 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00379">379</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a595042bebc146e6a247edc9d065a7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafa3f300bbbf1e3023e3c48da92255b11">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES14 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00380">380</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41ed065e6745f25521f60466dbb95d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN7 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00381">381</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ad47b6e1d0def5858d962b19975432a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaa449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOPIN15 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00382">382</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="ezradio__hal_8c_source.html#l00063">ezradio_hal_GpioInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e5b6f07947cd785196331f7f9038833"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3490019298e9a04b0f285ddb7e1f11d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES7 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00383">383</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38f2a5c59270834dbea0638f97fbbb7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga76e8419a2174759abfe0303f6ed248bc">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSESCANRES15 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00384">384</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc44f7e0f59fa9d81e5589d77158c8e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_SOURCESEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00385">385</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a7487965459eeccdd641d169bb1262a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_MASK&#160;&#160;&#160;0x3F0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_SOURCESEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00386">386</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="em__prs_8c_source.html#l00111">PRS_SourceAsyncSignalSet()</a>, and <a class="el" href="em__prs_8c_source.html#l00070">PRS_SourceSignalSet()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2204a00ff1c3deb7d5cffd1dc37827ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NONE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00387">387</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac04fc5afdbc694f6196ec77cb3a3cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_VCMP&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode VCMP for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00388">388</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfbdaffa34ca8ceebd5e38a262a68789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP0&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ACMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00389">389</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e18372135f5392a0b1115650cae068c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP1&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ACMP1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00390">390</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d8433a51665477a5e1da7f2a9e59589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_DAC0&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00391">391</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac17b2021300eb950d03c6e6a3eeb7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00392">392</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae56d3c1dccb8db54b9b606a96d01153f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USARTRF0&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00393">393</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf51774c50e9c8813a7f33d7d903958ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;0x00000011UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00394">394</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cf3d10a1684522a0fdfb8e476194f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART2&#160;&#160;&#160;0x00000012UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00395">395</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga122e8c2af23b8d1fa904fb8297ebf545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;0x0000001CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00396">396</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ca4873e3b294c8d19b18ff39e3ae02e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;0x0000001DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00397">397</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb9d09e4d2eb989f2dfdf20d50af99ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;0x0000001EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00398">398</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea8a947896458545182978eaddb4d5a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER3&#160;&#160;&#160;0x0000001FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00399">399</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8af1d8c7222f377cfd7fea9a5170c304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USB&#160;&#160;&#160;0x00000024UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USB for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00400">400</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab56c4cb4d47dc8f42ee94b438c03e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_RTC&#160;&#160;&#160;0x00000028UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RTC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00401">401</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga181f35bad39e0aec1861d7e4903018f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_UART0&#160;&#160;&#160;0x00000029UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00402">402</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50a9f2418fb5ee95c9c57b6f0dc1b24c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_UART1&#160;&#160;&#160;0x0000002AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00403">403</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac98fdcefa552c264b4f59252863aaee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOL&#160;&#160;&#160;0x00000030UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOL for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00404">404</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3948e0005fc96dca6230a67eacea6523"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOH&#160;&#160;&#160;0x00000031UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GPIOH for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00405">405</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b206a02a3cf067b7a0799888cc113d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LETIMER0&#160;&#160;&#160;0x00000034UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LETIMER0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00406">406</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga855a4335735c0a39f5d3316f1ac4c9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_BURTC&#160;&#160;&#160;0x00000037UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BURTC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00407">407</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c829cc09c2b28c29c0ea40fa5e4a65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSEL&#160;&#160;&#160;0x00000039UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEL for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00408">408</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdd42e5e224678dbcc92587a3a9e6961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSEH&#160;&#160;&#160;0x0000003AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEH for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00409">409</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42237c021e6d8c226d48b94566e29f96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSED&#160;&#160;&#160;0x0000003BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSED for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00410">410</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4257b6773dc3ee4b6e6ee7ffbe442a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NONE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00411">411</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1d36d3bda3e26eebb0ca7e0f8ef4431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_VCMP&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode VCMP for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00412">412</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05455e41a92fc3aff80164a56d2bd718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gacfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ACMP0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00413">413</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c84d084b897a2c360a6a4d2e89ec508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ACMP1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00414">414</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c6ff7590e928750e1797d5f65b596db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_DAC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6d8433a51665477a5e1da7f2a9e59589">_PRS_CH_CTRL_SOURCESEL_DAC0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00415">415</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada44d0d2ddc16c700c921a6ee21e1848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00416">416</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac16a08d607797fdb47b3aec57600f57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USARTRF0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gae56d3c1dccb8db54b9b606a96d01153f">_PRS_CH_CTRL_SOURCESEL_USARTRF0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00417">417</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga346f1839f8e8941f5cd5ec6dba8bfb76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00418">418</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99bdba414fafb40bc19d93e9ef0c415e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5cf3d10a1684522a0fdfb8e476194f54">_PRS_CH_CTRL_SOURCESEL_USART2</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00419">419</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga946819b2e4a99179651f73fe66970720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00420">420</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac18dfc8f91faff990d0ab4c595486683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00421">421</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f314e0b519cd758640418e878daa58a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabb9d09e4d2eb989f2dfdf20d50af99ec">_PRS_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00422">422</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga925b3c2d464702fb929b4f8bac8c4381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER3&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaea8a947896458545182978eaddb4d5a5">_PRS_CH_CTRL_SOURCESEL_TIMER3</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00423">423</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeee0581b897826bc50e0f5b80f96b21d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USB&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga8af1d8c7222f377cfd7fea9a5170c304">_PRS_CH_CTRL_SOURCESEL_USB</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USB for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00424">424</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba99b54c693295c2a0363bda375c06d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_RTC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gaab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RTC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00425">425</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2ec759665d5f1477d8e84a0c9c70ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_UART0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga181f35bad39e0aec1861d7e4903018f3">_PRS_CH_CTRL_SOURCESEL_UART0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00426">426</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74b78a957a5c4bdcf99a08562b478baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_UART1&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga50a9f2418fb5ee95c9c57b6f0dc1b24c">_PRS_CH_CTRL_SOURCESEL_UART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00427">427</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9935e476e6fc2f0eae913cdda1506c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOL&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gac98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOL for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00428">428</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0044f19dcfb01574337fd4e05147270e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOH&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GPIOH for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00429">429</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="ezradio__hal_8c_source.html#l00063">ezradio_hal_GpioInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe7a5daff8b2db424b6b805bba97996f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LETIMER0&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga6b206a02a3cf067b7a0799888cc113d0">_PRS_CH_CTRL_SOURCESEL_LETIMER0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LETIMER0 for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00430">430</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga193ead996806463e0e15164ecef7ce1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_BURTC&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga855a4335735c0a39f5d3316f1ac4c9d5">_PRS_CH_CTRL_SOURCESEL_BURTC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BURTC for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00431">431</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64f8bb79e1afeedb01e60ea0441cdd1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSEL&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga3c829cc09c2b28c29c0ea40fa5e4a65a">_PRS_CH_CTRL_SOURCESEL_LESENSEL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEL for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00432">432</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d0a68f3530b9da8d09540315a3c2e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSEH&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gacdd42e5e224678dbcc92587a3a9e6961">_PRS_CH_CTRL_SOURCESEL_LESENSEH</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEH for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00433">433</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d2dbc4fe9ba2a4edf6b99ff6b12c681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSED&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga42237c021e6d8c226d48b94566e29f96">_PRS_CH_CTRL_SOURCESEL_LESENSED</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSED for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00434">434</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d99ba164532805668cd6221917fe124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_EDSEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00435">435</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c1affdd7e4f63baed3d8ad36909c818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_MASK&#160;&#160;&#160;0x3000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_EDSEL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00436">436</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fa51602b5956dc3b3cb899ebc8e3db9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00437">437</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ee943aba476b82808bdf0ef2c5fe188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_OFF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode OFF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00438">438</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75cea2dacf6fdcba0e93046fd1487cbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_POSEDGE&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode POSEDGE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00439">439</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe887098478fa2690a439693870ea844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_NEGEDGE&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NEGEDGE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00440">440</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f1380bfca76aba7f0b33399582cb977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BOTHEDGES for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00441">441</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f8c411b984a791a0378b87496555291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00442">442</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2e8f3971f911576d36121fc2fa50fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_OFF&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode OFF for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00443">443</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="em__prs_8c_source.html#l00111">PRS_SourceAsyncSignalSet()</a>.</p>

</div>
</div>
<a class="anchor" id="ga629937c225db1e00a996bbba5bc0dfa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_POSEDGE&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode POSEDGE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00444">444</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="capsense_8c_source.html#l00290">CAPSENSE_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga03fd7be0967b8ad13fc5251643a0c2a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_NEGEDGE&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gafe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NEGEDGE for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00445">445</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed74f2cef37af34d0d919470497afc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_BOTHEDGES&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#ga4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BOTHEDGES for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00446">446</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga776bf2cd206588212b9e638163017e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous reflex </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00447">447</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

<p>Referenced by <a class="el" href="em__prs_8c_source.html#l00111">PRS_SourceAsyncSignalSet()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c298433ecf665c32d77ae355eacb451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for PRS_ASYNC </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00448">448</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30c73fb349043fcd019f17558f692c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_MASK&#160;&#160;&#160;0x10000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PRS_ASYNC </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00449">449</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc8419e019664888ca2822d992e51350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00450">450</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11857e54b77535a319cc7916ed4816e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group__EZR32LG__PRS__BitFields.html#gabc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for PRS_CH_CTRL </p>

<p>Definition at line <a class="el" href="ezr32lg__prs_8h_source.html#l00451">451</a> of file <a class="el" href="ezr32lg__prs_8h_source.html">ezr32lg_prs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Nov 10 2015 12:36:37 for EZR32 Leopard Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
