

================================================================
== Vitis HLS Report for 'order_book_Pipeline_ASK_PUSH_LOOP'
================================================================
* Date:           Sun Jun  1 14:49:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.146 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|       16|  40.000 ns|  0.160 us|    2|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ASK_PUSH_LOOP  |        2|       14|         5|          2|          1|  0 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_idx_5 = alloca i32 1" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 8 'alloca' 'new_idx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 9 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%level_1 = alloca i32 1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:417]   --->   Operation 10 'alloca' 'level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_price_4 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 11 'alloca' 'input_price_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_size_4 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 12 'alloca' 'input_size_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_orderID_4 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 13 'alloca' 'input_orderID_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_direction_4 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 14 'alloca' 'input_direction_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%insert_path_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_1"   --->   Operation 15 'read' 'insert_path_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%insert_level_5_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %insert_level_5"   --->   Operation 16 'read' 'insert_level_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 18 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID"   --->   Operation 19 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln177_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln177_1"   --->   Operation 20 'read' 'zext_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln177_1_cast = zext i3 %zext_ln177_1_read"   --->   Operation 21 'zext' 'zext_ln177_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 2, i3 %input_direction_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 118 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_read, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 119 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_read, i8 %input_size_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 120 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %tmp, i16 %input_price_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 121 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln184 = store i3 0, i3 %level_1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:417]   --->   Operation 122 'store' 'store_ln184' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %zext_ln177_1_cast, i4 %i_4" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 123 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 0, i6 %new_idx_5" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 124 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i624"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%new_idx = load i6 %new_idx_5" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 126 'load' 'new_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%i = load i4 %i_4" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 127 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%level = load i3 %level_1" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:417]   --->   Operation 128 'load' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.65ns)   --->   "%icmp_ln202 = icmp_eq  i3 %level, i3 %insert_level_5_read" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 129 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.65ns)   --->   "%add_ln217 = add i3 %level, i3 1" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:417]   --->   Operation 130 'add' 'add_ln217' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body.i624.split, void %_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 131 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln362_2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %new_idx, i32 2, i32 5" [order_book_src/priority_queue.cpp:362]   --->   Operation 132 'partselect' 'lshr_ln362_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i4 %lshr_ln362_2" [order_book_src/priority_queue.cpp:362]   --->   Operation 133 'zext' 'zext_ln362' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 134 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 135 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 136 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 137 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 138 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 139 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 140 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 141 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 142 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 143 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 144 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 145 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 146 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 158 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 159 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1876 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 159 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1876' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 160 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1877 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 160 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1877' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 161 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1878 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 161 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1878' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 162 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1879 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 162 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1879' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 163 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1880 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 163 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1880' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1881 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 164 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1881' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1882 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 165 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1882' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 166 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1883 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 166 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1883' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 167 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1884 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 167 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1884' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 168 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1885 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 168 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1885' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 169 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1886 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 169 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1886' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 170 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1887 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 170 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1887' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 171 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1888 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 171 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1888' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 172 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1889 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 172 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1889' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 173 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1890 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 173 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1890' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 174 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1891 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 174 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1891' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 175 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1892 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 175 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1892' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 176 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1893 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 176 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1893' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 177 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1894 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 177 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1894' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 178 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1895 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 178 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1895' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 179 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1896 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 179 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1896' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 180 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1897 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 180 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1897' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 181 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1898 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 181 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1898' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 182 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 183 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 184 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 185 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 186 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 187 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 188 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 189 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 190 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 191 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 192 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 193 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 194 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 195 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 196 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 197 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 198 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 199 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 200 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 201 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 202 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 203 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 204 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 205 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1923 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 206 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1923' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 207 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1924 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 207 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1924' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 208 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1925 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1925' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 209 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1926 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1926' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 210 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1927 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1927' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 211 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1928 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 211 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1928' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 212 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1929 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 212 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1929' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 213 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1930 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1930' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 214 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1931 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1931' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 215 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1932 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1932' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 216 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1933 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1933' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 217 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1934 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1934' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 218 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1935 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1935' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 219 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1936 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1936' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 220 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1937 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1937' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 221 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1938 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 221 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1938' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 222 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1939 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 222 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1939' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 223 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1940 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 223 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1940' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 224 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1941 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 224 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1941' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 225 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1942 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 225 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1942' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 226 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1943 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 226 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1943' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 227 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1944 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 227 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1944' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 228 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1945 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 228 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1945' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 229 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1946 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1946' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 230 [1/1] (1.73ns)   --->   "%i_6 = add i4 %i, i4 15" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 230 'add' 'i_6' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i4 %i_6" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 231 'sext' 'sext_ln26' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_1_read, i32 %sext_ln26" [order_book_src/priority_queue.cpp:28->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 232 'bitselect' 'bit' <Predicate = (!icmp_ln202)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln184 = store i3 %add_ln217, i3 %level_1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:417]   --->   Operation 233 'store' 'store_ln184' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_1 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %i_6, i4 %i_4" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 234 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i6 %new_idx" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 235 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 236 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 237 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1876 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 237 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1876' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1877 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 238 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1877' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1878 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 239 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1878' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 240 [1/1] (1.82ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1876, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1877, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1878, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 240 'sparsemux' 'tmp_22' <Predicate = (!icmp_ln202 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1879 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 241 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1879' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 242 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1880 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 242 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1880' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 243 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1881 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 243 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1881' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 244 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1882 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 244 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1882' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 245 [1/1] (1.82ns)   --->   "%tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1879, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1880, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1881, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1882, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 245 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln202 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1883 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 246 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1883' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 247 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1884 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 247 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1884' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 248 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1885 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 248 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1885' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1886 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 249 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1886' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 250 [1/1] (1.82ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1883, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1884, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1885, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1886, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 250 'sparsemux' 'tmp_24' <Predicate = (!icmp_ln202 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1887 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 251 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1887' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 252 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1888 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 252 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1888' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1889 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 253 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1889' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 254 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1890 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 254 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1890' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 255 [1/1] (1.82ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1887, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1888, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1889, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1890, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 255 'sparsemux' 'tmp_25' <Predicate = (!icmp_ln202 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1891 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 256 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1891' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 257 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1892 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 257 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1892' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 258 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1893 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 258 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1893' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 259 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1894 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 259 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1894' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 260 [1/1] (1.82ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1891, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1892, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1893, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1894, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 260 'sparsemux' 'tmp_26' <Predicate = (!icmp_ln202 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1895 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 261 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1895' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 262 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1896 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 262 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1896' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 263 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1897 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1897' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 264 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1898 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1898' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 265 [1/1] (1.82ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1895, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1896, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1897, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1898, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 265 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln202 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (2.06ns)   --->   "%input_price_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_22, i3 1, i16 %tmp_23, i3 2, i16 %tmp_24, i3 3, i16 %tmp_25, i3 4, i16 %tmp_26, i3 5, i16 %tmp_27, i16 0, i3 %level" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 266 'sparsemux' 'input_price_6' <Predicate = (!icmp_ln202)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1923 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 267 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1923' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 268 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1924 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1924' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 269 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1925 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1925' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 270 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1926 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1926' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 271 [1/1] (1.82ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1923, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1924, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1925, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1926, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 271 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln202 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1927 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 272 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1927' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 273 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1928 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1928' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 274 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1929 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1929' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 275 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1930 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1930' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 276 [1/1] (1.82ns)   --->   "%tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1927, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1928, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1929, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1930, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 276 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln202 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1931 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 277 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1931' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 278 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1932 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1932' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 279 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1933 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1933' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 280 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1934 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1934' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 281 [1/1] (1.82ns)   --->   "%tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1931, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1932, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1933, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1934, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 281 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln202 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1935 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 282 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1935' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 283 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1936 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1936' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 284 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1937 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1937' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 285 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1938 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1938' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 286 [1/1] (1.82ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1935, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1936, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1937, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1938, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 286 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln202 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1939 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 287 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1939' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 288 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1940 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 288 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1940' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 289 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1941 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 289 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1941' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 290 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1942 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 290 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1942' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 291 [1/1] (1.82ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1939, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1940, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1941, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1942, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 291 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln202 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1943 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 292 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1943' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1944 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 293 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1944' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 294 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1945 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 294 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1945' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 295 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1946 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 295 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1946' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 296 [1/1] (1.82ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1943, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1944, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1945, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1946, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 296 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln202 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (2.06ns)   --->   "%input_orderID_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_29, i3 1, i16 %tmp_30, i3 2, i16 %tmp_31, i3 3, i16 %tmp_32, i3 4, i16 %tmp_33, i3 5, i16 %tmp_34, i16 0, i3 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 297 'sparsemux' 'input_orderID_11' <Predicate = (!icmp_ln202)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%trunc_ln29 = trunc i6 %new_idx" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 298 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln202 & bit)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%shl_ln29 = shl i6 %new_idx, i6 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 299 'shl' 'shl_ln29' <Predicate = (!icmp_ln202 & !bit)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln29, i1 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 300 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln202 & bit)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.18ns) (out node of the LUT)   --->   "%new_idx_4 = select i1 %bit, i6 %or_ln, i6 %shl_ln29" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 301 'select' 'new_idx_4' <Predicate = (!icmp_ln202)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 %new_idx_4, i6 %new_idx_5" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417]   --->   Operation 302 'store' 'store_ln26' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body.i624" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 303 'br' 'br_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%input_price = load i16 %input_price_4"   --->   Operation 304 'load' 'input_price' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%input_orderID_10 = load i16 %input_orderID_4"   --->   Operation 305 'load' 'input_orderID_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 6, i64 5"   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [order_book_src/priority_queue.cpp:205->order_book_src/priority_queue.cpp:417]   --->   Operation 307 'specpipeline' 'specpipeline_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 308 'specloopname' 'specloopname_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (2.07ns)   --->   "%icmp_ln206 = icmp_slt  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 309 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (2.07ns)   --->   "%icmp_ln206_1 = icmp_eq  i16 %input_orderID_11, i16 0" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 310 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.97ns)   --->   "%or_ln206 = or i1 %icmp_ln206, i1 %icmp_ln206_1" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 311 'or' 'or_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %or_ln206, void %if.else48.i646, void %if.then39.i640" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417]   --->   Operation 312 'br' 'br_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (2.07ns)   --->   "%icmp_ln211 = icmp_eq  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:417]   --->   Operation 313 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (2.07ns)   --->   "%icmp_ln211_1 = icmp_ult  i16 %input_orderID_10, i16 %input_orderID_11" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:417]   --->   Operation 314 'icmp' 'icmp_ln211_1' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.97ns)   --->   "%and_ln211 = and i1 %icmp_ln211, i1 %icmp_ln211_1" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:417]   --->   Operation 315 'and' 'and_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %and_ln211, void %if.end74.i665, void %if.then63.i659" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:417]   --->   Operation 316 'br' 'br_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1947 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 317 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1947' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1948 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 318 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1948' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1949 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 319 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1949' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1950 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 320 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1950' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1951 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 321 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1951' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1952 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 322 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1952' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1953 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 323 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1953' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1954 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 324 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1954' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1955 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 325 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1955' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1956 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 326 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1956' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1957 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 327 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1957' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1958 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 328 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1958' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1959 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 329 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1959' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1960 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 330 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1960' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1961 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 331 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1961' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1962 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 332 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1962' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1963 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 333 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1963' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1964 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 334 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1964' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1965 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 335 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1965' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1966 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 336 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1966' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1967 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 337 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1967' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1968 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 338 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1968' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1969 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 339 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1969' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1970 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 340 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1970' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1971 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 341 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1971' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1972 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 342 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1972' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1973 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 343 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1973' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1974 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 344 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1974' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1975 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 345 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1975' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1976 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 346 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1976' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1977 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 347 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1977' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1978 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 348 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1978' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1979 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 349 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1979' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1980 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 350 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1980' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1981 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 351 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1981' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1982 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 352 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1982' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1983 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 353 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1983' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1984 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 354 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1984' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1985 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 355 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1985' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1986 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 356 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1986' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1987 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 357 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1987' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1988 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 358 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1988' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1989 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 359 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1989' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1990 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 360 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1990' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1991 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 361 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1991' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1992 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 362 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1992' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1993 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 363 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1993' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1994 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:417]   --->   Operation 364 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1994' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 365 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1947" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 365 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 366 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1996 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1948" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 366 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1996' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 367 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1997 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1949" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 367 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1997' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 368 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1998 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1950" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 368 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1998' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 369 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1999 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1951" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 369 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1999' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 370 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2000 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1952" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 370 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2000' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 371 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2001 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1953" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 371 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2001' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 372 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2002 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1954" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 372 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2002' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 373 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2003 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1955" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 373 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2003' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 374 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2004 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1956" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 374 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2004' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 375 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2005 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1957" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 375 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2005' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 376 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2006 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1958" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 376 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2006' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 377 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2007 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1959" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 377 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2007' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 378 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2008 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1960" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 378 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2008' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 379 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2009 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1961" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 379 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2009' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 380 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2010 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1962" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 380 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2010' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 381 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2011 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1963" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 381 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2011' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 382 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2012 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1964" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 382 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2012' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 383 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2013 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1965" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 383 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2013' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 384 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2014 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1966" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 384 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2014' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 385 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2015 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1967" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 385 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2015' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 386 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2016 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1968" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 386 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2016' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 387 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2017 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1969" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 387 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2017' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2018 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1970" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 388 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2018' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 389 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2019 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1971" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 389 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2019' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 390 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2020 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1972" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 390 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2020' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 391 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2021 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1973" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 391 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2021' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 392 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2022 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1974" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 392 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2022' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 393 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2023 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1975" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 393 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2023' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 394 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2024 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1976" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 394 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2024' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 395 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2025 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1977" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 395 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2025' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 396 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2026 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1978" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 396 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2026' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 397 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2027 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1979" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 397 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2027' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 398 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2028 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1980" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 398 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2028' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 399 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2029 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1981" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 399 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2029' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 400 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2030 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1982" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 400 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2030' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 401 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2031 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1983" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 401 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2031' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 402 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2032 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1984" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 402 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2032' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 403 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2033 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1985" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 403 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2033' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 404 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2034 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1986" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 404 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2034' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 405 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2035 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1987" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 405 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2035' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 406 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2036 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1988" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 406 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2036' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 407 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2037 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1989" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 407 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2037' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 408 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2038 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1990" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 408 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2038' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 409 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2039 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1991" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 409 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2039' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 410 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2040 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1992" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 410 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2040' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 411 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2041 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1993" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 411 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2041' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 412 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2042 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1994" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 412 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2042' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 413 [1/1] (1.65ns)   --->   "%switch_ln213 = switch i3 %level, void %V22.i27.i6221462.case.02676, i3 5, void %V22.i27.i6221462.case.52681, i3 1, void %V22.i27.i6221462.case.12677, i3 2, void %V22.i27.i6221462.case.22678, i3 3, void %V22.i27.i6221462.case.32679, i3 4, void %V22.i27.i6221462.case.42680" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 413 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.65>
ST_3 : Operation 414 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33098, i2 0, void %arrayidx6810.i6551468.3.case.03095, i2 1, void %arrayidx6810.i6551468.3.case.13096, i2 2, void %arrayidx6810.i6551468.3.case.23097" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 414 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4)> <Delay = 1.56>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 415 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33092, i2 0, void %arrayidx6810.i6551468.3.case.03089, i2 1, void %arrayidx6810.i6551468.3.case.13090, i2 2, void %arrayidx6810.i6551468.3.case.23091" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 416 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3)> <Delay = 1.56>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 417 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33086, i2 0, void %arrayidx6810.i6551468.3.case.03083, i2 1, void %arrayidx6810.i6551468.3.case.13084, i2 2, void %arrayidx6810.i6551468.3.case.23085" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 418 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.56>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 419 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33080, i2 0, void %arrayidx6810.i6551468.3.case.03077, i2 1, void %arrayidx6810.i6551468.3.case.13078, i2 2, void %arrayidx6810.i6551468.3.case.23079" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 420 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.56>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 421 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33104, i2 0, void %arrayidx6810.i6551468.3.case.03101, i2 1, void %arrayidx6810.i6551468.3.case.13102, i2 2, void %arrayidx6810.i6551468.3.case.23103" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 422 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5)> <Delay = 1.56>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 423 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.33074, i2 0, void %arrayidx6810.i6551468.3.case.03071, i2 1, void %arrayidx6810.i6551468.3.case.13072, i2 2, void %arrayidx6810.i6551468.3.case.23073" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 424 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4)> <Delay = 1.56>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 425 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_11, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 426 'store' 'store_ln362' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.58>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 427 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1756 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 428 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1756' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1757 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 429 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1757' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1758 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 430 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1758' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1759 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 431 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1759' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1760 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 432 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1760' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1761 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 433 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1761' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1762 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 434 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1762' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1763 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 435 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1763' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1764 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 436 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1764' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1765 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 437 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1765' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1766 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 438 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1766' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1767 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 439 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1767' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1768 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 440 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1768' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1769 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 441 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1769' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1770 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 442 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1770' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1771 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 443 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1771' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1772 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 444 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1772' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1773 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 445 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1773' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1774 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 446 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1774' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1775 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 447 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1775' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1776 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 448 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1776' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1777 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 449 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1777' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1778 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 450 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1778' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1779 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 451 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1779' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1780 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 452 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1780' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1781 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 453 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1781' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1782 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 454 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1782' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1783 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 455 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1783' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1784 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 456 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1784' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1785 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 457 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1785' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1786 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 458 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1786' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1787 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 459 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1787' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1788 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 460 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1788' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1789 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 461 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1789' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1790 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 462 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1790' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1791 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 463 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1791' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1792 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 464 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1792' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1793 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 465 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1793' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1794 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 466 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1794' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1795 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 467 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1795' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1796 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 468 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1796' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1797 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 469 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1797' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1798 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 470 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1798' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1799 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 471 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1799' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1800 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 472 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1800' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1801 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 473 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1801' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1802 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417]   --->   Operation 474 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1802' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 475 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 475 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 476 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1804 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1756" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1804' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 477 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1805 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1757" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1805' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 478 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1806 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1758" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1806' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 479 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1807 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1759" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1807' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 480 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1808 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1760" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 480 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1808' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 481 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1809 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1761" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1809' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 482 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1810 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1762" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1810' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 483 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1811 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1763" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1811' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 484 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1812 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1764" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1812' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 485 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1813 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1765" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 485 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1813' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 486 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1814 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1766" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1814' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 487 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1815 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1767" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1815' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 488 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1816 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1768" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1816' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 489 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1817 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1769" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1817' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 490 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1818 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1770" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 490 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1818' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 491 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1819 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1771" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 491 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1819' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 492 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1820 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1772" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 492 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1820' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 493 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1821 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1773" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 493 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1821' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 494 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1822 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1774" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 494 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1822' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 495 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1823 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1775" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 495 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1823' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 496 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1824 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1776" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 496 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1824' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 497 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1825 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1777" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 497 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1825' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 498 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1826 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1778" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 498 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1826' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 499 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1827 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1779" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 499 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1827' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 500 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1828 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1780" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 500 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1828' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 501 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1829 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1781" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 501 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1829' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 502 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1830 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1782" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 502 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1830' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 503 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1831 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1783" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 503 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1831' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 504 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1832 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1784" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 504 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1832' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 505 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1833 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1785" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 505 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1833' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 506 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1834 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1786" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 506 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1834' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 507 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1835 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1787" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 507 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1835' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 508 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1836 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1788" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 508 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1836' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 509 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1837 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1789" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 509 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1837' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 510 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1838 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1790" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 510 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1838' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 511 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1839 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1791" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 511 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1839' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 512 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1840 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1792" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 512 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1840' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 513 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1841 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1793" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 513 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1841' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 514 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1842 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1794" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 514 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1842' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 515 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1843 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1795" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 515 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1843' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 516 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1844 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1796" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 516 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1844' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 517 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1845 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1797" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 517 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1845' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 518 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1846 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1798" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 518 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1846' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 519 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1847 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1799" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 519 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1847' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 520 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1848 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1800" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 520 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1848' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 521 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1849 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1801" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 521 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1849' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 522 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1850 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1802" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 522 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1850' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 523 [1/1] (1.65ns)   --->   "%switch_ln208 = switch i3 %level, void %V22.i27.i6221462.case.0, i3 5, void %V22.i27.i6221462.case.5, i3 1, void %V22.i27.i6221462.case.1, i3 2, void %V22.i27.i6221462.case.2, i3 3, void %V22.i27.i6221462.case.3, i3 4, void %V22.i27.i6221462.case.4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 523 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.65>
ST_3 : Operation 524 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33056, i2 0, void %arrayidx4312.i6361470.3.case.03053, i2 1, void %arrayidx4312.i6361470.3.case.13054, i2 2, void %arrayidx4312.i6361470.3.case.23055" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 524 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4)> <Delay = 1.56>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 525 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33050, i2 0, void %arrayidx4312.i6361470.3.case.03047, i2 1, void %arrayidx4312.i6361470.3.case.13048, i2 2, void %arrayidx4312.i6361470.3.case.23049" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 526 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3)> <Delay = 1.56>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 527 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33044, i2 0, void %arrayidx4312.i6361470.3.case.03041, i2 1, void %arrayidx4312.i6361470.3.case.13042, i2 2, void %arrayidx4312.i6361470.3.case.23043" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 528 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.56>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 529 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33038, i2 0, void %arrayidx4312.i6361470.3.case.03035, i2 1, void %arrayidx4312.i6361470.3.case.13036, i2 2, void %arrayidx4312.i6361470.3.case.23037" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 530 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.56>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 531 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33062, i2 0, void %arrayidx4312.i6361470.3.case.03059, i2 1, void %arrayidx4312.i6361470.3.case.13060, i2 2, void %arrayidx4312.i6361470.3.case.23061" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 532 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5)> <Delay = 1.56>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 533 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.33032, i2 0, void %arrayidx4312.i6361470.3.case.03029, i2 1, void %arrayidx4312.i6361470.3.case.13030, i2 2, void %arrayidx4312.i6361470.3.case.23031" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 534 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4)> <Delay = 1.56>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 535 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_11, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 536 'store' 'store_ln362' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 537 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_price_6, i16 %input_price_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 537 'store' 'store_ln362' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%input_size_4_load = load i8 %input_size_4"   --->   Operation 1004 'load' 'input_size_4_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%input_direction_4_load = load i3 %input_direction_4"   --->   Operation 1005 'load' 'input_direction_4_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %new_idx_5_out, i6 %new_idx" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417]   --->   Operation 1006 'write' 'write_ln202' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_4_out, i3 %input_direction_4_load"   --->   Operation 1007 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_4_out, i16 %input_orderID_10"   --->   Operation 1008 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_4_out, i8 %input_size_4_load"   --->   Operation 1009 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_4_out, i16 %input_price"   --->   Operation 1010 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1011 'ret' 'ret_ln0' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 538 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1947" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 538 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 539 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1996 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1948" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 539 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1996' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 540 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1997 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1949" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 540 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1997' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 541 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1998 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1950" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 541 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1998' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 542 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1996, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1997, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1998, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 542 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1999 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1951" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 543 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1999' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 544 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2000 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1952" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 544 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2000' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 545 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2001 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1953" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 545 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2001' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 546 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2002 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1954" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 546 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2002' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 547 [1/1] (1.82ns)   --->   "%tmp_100 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1999, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2000, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2001, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2002, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 547 'sparsemux' 'tmp_100' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2003 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1955" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 548 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2003' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 549 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2004 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1956" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 549 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2004' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 550 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2005 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1957" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 550 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2005' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 551 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2006 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1958" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 551 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2006' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 552 [1/1] (1.82ns)   --->   "%tmp_101 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2003, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2004, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2005, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2006, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 552 'sparsemux' 'tmp_101' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2007 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1959" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 553 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2007' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 554 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2008 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1960" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 554 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2008' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 555 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2009 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1961" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 555 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2009' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 556 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2010 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1962" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 556 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2010' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 557 [1/1] (1.82ns)   --->   "%tmp_102 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2007, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2008, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2009, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2010, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 557 'sparsemux' 'tmp_102' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2011 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1963" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 558 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2011' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 559 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2012 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1964" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 559 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2012' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 560 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2013 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1965" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 560 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2013' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 561 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2014 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1966" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 561 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2014' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 562 [1/1] (1.82ns)   --->   "%tmp_103 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2011, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2012, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2013, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2014, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 562 'sparsemux' 'tmp_103' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2015 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1967" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 563 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2015' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 564 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2016 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1968" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 564 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2016' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 565 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2017 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1969" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 565 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2017' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 566 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2018 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1970" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 566 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2018' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 567 [1/1] (1.82ns)   --->   "%tmp_104 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2015, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2016, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2017, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2018, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 567 'sparsemux' 'tmp_104' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (2.06ns)   --->   "%input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_s, i3 1, i8 %tmp_100, i3 2, i8 %tmp_101, i3 3, i8 %tmp_102, i3 4, i8 %tmp_103, i3 5, i8 %tmp_104, i8 0, i3 %level" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 568 'sparsemux' 'input_size_2' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2019 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1971" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 569 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2019' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 570 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2020 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1972" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 570 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2020' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 571 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2021 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1973" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 571 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2021' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 572 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2022 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1974" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 572 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2022' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 573 [1/1] (1.82ns)   --->   "%tmp_105 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2019, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2020, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2021, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2022, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 573 'sparsemux' 'tmp_105' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2023 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1975" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 574 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2023' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 575 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2024 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1976" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 575 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2024' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 576 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2025 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1977" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 576 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2025' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 577 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2026 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1978" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 577 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2026' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 578 [1/1] (1.82ns)   --->   "%tmp_106 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2023, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2024, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2025, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2026, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 578 'sparsemux' 'tmp_106' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2027 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1979" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 579 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2027' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 580 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2028 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1980" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 580 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2028' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 581 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2029 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1981" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 581 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2029' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 582 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2030 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1982" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 582 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2030' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 583 [1/1] (1.82ns)   --->   "%tmp_107 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2027, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2028, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2029, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2030, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 583 'sparsemux' 'tmp_107' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2031 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1983" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 584 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2031' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 585 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2032 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1984" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 585 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2032' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 586 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2033 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1985" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 586 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2033' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 587 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2034 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1986" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 587 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2034' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 588 [1/1] (1.82ns)   --->   "%tmp_108 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2031, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2032, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2033, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2034, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 588 'sparsemux' 'tmp_108' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2035 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1987" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 589 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2035' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 590 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2036 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1988" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 590 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2036' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 591 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2037 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1989" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 591 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2037' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 592 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2038 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1990" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 592 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2038' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 593 [1/1] (1.82ns)   --->   "%tmp_109 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2035, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2036, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2037, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2038, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 593 'sparsemux' 'tmp_109' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2039 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1991" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 594 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2039' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 595 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2040 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1992" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 595 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2040' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 596 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2041 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1993" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 596 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2041' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 597 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2042 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1994" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 597 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2042' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 598 [1/1] (1.82ns)   --->   "%tmp_110 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2039, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2040, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2041, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2042, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 598 'sparsemux' 'tmp_110' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (2.06ns)   --->   "%input_direction_5 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_105, i3 1, i3 %tmp_106, i3 2, i3 %tmp_107, i3 3, i3 %tmp_108, i3 4, i3 %tmp_109, i3 5, i3 %tmp_110, i3 0, i3 %level" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417]   --->   Operation 599 'sparsemux' 'input_direction_5' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%input_size_4_load63 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 600 'load' 'input_size_4_load63' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%input_direction_4_load15 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 601 'load' 'input_direction_4_load15' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 602 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 603 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load63, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1965" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 603 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 604 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 604 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 605 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load15, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1989" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 605 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3094" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 606 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%input_size_4_load64 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 607 'load' 'input_size_4_load64' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%input_direction_4_load16 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 608 'load' 'input_direction_4_load16' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 609 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 610 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load64, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1964" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 610 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 611 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 611 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 612 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load16, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1988" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 612 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3094" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 613 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%input_size_4_load65 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 614 'load' 'input_size_4_load65' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%input_direction_4_load17 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 615 'load' 'input_direction_4_load17' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 616 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 617 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load65, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1963" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 617 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 618 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 618 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 619 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load17, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1987" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 619 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3094" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 620 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%input_size_4_load62 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 621 'load' 'input_size_4_load62' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%input_direction_4_load14 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 622 'load' 'input_direction_4_load14' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 623 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 624 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load62, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1966" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 624 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 625 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 625 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 626 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load14, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1990" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 626 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3094" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 627 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%input_size_4_load67 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 628 'load' 'input_size_4_load67' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%input_direction_4_load19 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 629 'load' 'input_direction_4_load19' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 630 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 631 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load67, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1961" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 631 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 632 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 632 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 633 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load19, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1985" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 633 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3088" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 634 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%input_size_4_load68 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 635 'load' 'input_size_4_load68' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%input_direction_4_load_12 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 636 'load' 'input_direction_4_load_12' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 637 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 637 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 638 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load68, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1960" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 638 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 639 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 639 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 640 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1984" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 640 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3088" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 641 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%input_size_4_load69 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 642 'load' 'input_size_4_load69' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%input_direction_4_load21 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 643 'load' 'input_direction_4_load21' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 644 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 645 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load69, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1959" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 645 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 646 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 646 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 647 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load21, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1983" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 647 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3088" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 648 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%input_size_4_load66 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 649 'load' 'input_size_4_load66' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%input_direction_4_load18 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 650 'load' 'input_direction_4_load18' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 651 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 651 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 652 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load66, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1962" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 652 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 653 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 653 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 654 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load18, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1986" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 654 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3088" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 655 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%input_size_4_load71 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 656 'load' 'input_size_4_load71' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%input_direction_4_load23 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 657 'load' 'input_direction_4_load23' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 658 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 659 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load71, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1957" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 659 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 660 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 660 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 661 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load23, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1981" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 661 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3082" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 662 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%input_size_4_load72 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 663 'load' 'input_size_4_load72' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%input_direction_4_load24 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 664 'load' 'input_direction_4_load24' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 665 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 665 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 666 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load72, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1956" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 666 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 667 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 667 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 668 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load24, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1980" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 668 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3082" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 669 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%input_size_4_load73 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 670 'load' 'input_size_4_load73' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%input_direction_4_load25 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 671 'load' 'input_direction_4_load25' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 672 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 673 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load73, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1955" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 673 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 674 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 674 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 675 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load25, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1979" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 675 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3082" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 676 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%input_size_4_load_12 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 677 'load' 'input_size_4_load_12' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%input_direction_4_load22 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 678 'load' 'input_direction_4_load22' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 679 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 679 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 680 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1958" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 680 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 681 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 681 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 682 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load22, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1982" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 682 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3082" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 683 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%input_size_4_load75 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 684 'load' 'input_size_4_load75' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%input_direction_4_load27 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 685 'load' 'input_direction_4_load27' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 686 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 687 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load75, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1953" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 687 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 688 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 688 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 689 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load27, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1977" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 689 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3076" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 690 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%input_size_4_load76 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 691 'load' 'input_size_4_load76' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%input_direction_4_load28 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 692 'load' 'input_direction_4_load28' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 693 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 694 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load76, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1952" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 694 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 695 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 695 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 696 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load28, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1976" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 696 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3076" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 697 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%input_size_4_load77 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 698 'load' 'input_size_4_load77' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%input_direction_4_load29 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 699 'load' 'input_direction_4_load29' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 700 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 700 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 701 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load77, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1951" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 701 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 702 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 702 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 703 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load29, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1975" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 703 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3076" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 704 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%input_size_4_load74 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 705 'load' 'input_size_4_load74' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%input_direction_4_load26 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 706 'load' 'input_direction_4_load26' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 707 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 707 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 708 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load74, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1954" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 708 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 709 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 709 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 710 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load26, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1978" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 710 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3076" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 711 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%input_size_4_load59 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 712 'load' 'input_size_4_load59' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%input_direction_4_load11 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 713 'load' 'input_direction_4_load11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 714 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 715 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load59, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1969" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 715 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 716 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 716 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 717 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1993" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 717 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3100" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 718 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%input_size_4_load_11 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 719 'load' 'input_size_4_load_11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%input_direction_4_load12 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 720 'load' 'input_direction_4_load12' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 721 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 722 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1968" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 722 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 723 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 723 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 724 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1992" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 724 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3100" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 725 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%input_size_4_load61 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 726 'load' 'input_size_4_load61' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%input_direction_4_load13 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 727 'load' 'input_direction_4_load13' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 728 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 729 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load61, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1967" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 729 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 730 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 730 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 731 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load13, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1991" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 731 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3100" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 732 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%input_size_4_load58 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 733 'load' 'input_size_4_load58' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%input_direction_4_load_11 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 734 'load' 'input_direction_4_load_11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 735 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 736 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load58, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1970" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 736 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 737 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 737 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 738 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1994" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 738 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3100" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 739 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%input_size_4_load79 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 740 'load' 'input_size_4_load79' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%input_direction_4_load31 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 741 'load' 'input_direction_4_load31' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 742 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 742 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 743 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load79, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1949" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 743 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 744 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 744 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 745 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load31, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1973" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 745 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3070" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 746 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%input_size_4_load_10 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 747 'load' 'input_size_4_load_10' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%input_direction_4_load32 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 748 'load' 'input_direction_4_load32' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 749 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 750 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1948" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 750 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 751 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 751 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 752 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load32, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1972" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 752 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3070" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 753 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%input_size_4_load81 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 754 'load' 'input_size_4_load81' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%input_direction_4_load33 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 755 'load' 'input_direction_4_load33' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 756 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 757 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load81, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1947" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 757 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 758 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 758 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 759 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load33, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1971" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 759 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3070" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 760 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%input_size_4_load78 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 761 'load' 'input_size_4_load78' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%input_direction_4_load_10 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 762 'load' 'input_direction_4_load_10' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 763 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 763 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 764 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load78, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1950" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 764 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 765 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 765 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 766 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1974" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 766 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit3070" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:417]   --->   Operation 767 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 768 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 768 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 769 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1804 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1756" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 769 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1804' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 770 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1805 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1757" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 770 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1805' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 771 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1806 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1758" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 771 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1806' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 772 [1/1] (1.82ns)   --->   "%tmp_66 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1804, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1805, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1806, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 772 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln202 & or_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1807 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1759" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 773 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1807' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 774 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1808 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1760" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 774 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1808' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 775 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1809 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1761" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 775 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1809' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 776 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1810 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1762" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 776 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1810' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 777 [1/1] (1.82ns)   --->   "%tmp_85 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1807, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1808, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1809, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1810, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 777 'sparsemux' 'tmp_85' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1811 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1763" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 778 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1811' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 779 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1812 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1764" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 779 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1812' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 780 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1813 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1765" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 780 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1813' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 781 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1814 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1766" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 781 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1814' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 782 [1/1] (1.82ns)   --->   "%tmp_86 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1811, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1812, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1813, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1814, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 782 'sparsemux' 'tmp_86' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1815 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1767" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 783 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1815' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 784 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1816 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1768" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 784 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1816' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 785 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1817 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1769" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 785 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1817' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 786 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1818 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1770" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 786 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1818' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 787 [1/1] (1.82ns)   --->   "%tmp_87 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1815, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1816, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1817, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1818, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 787 'sparsemux' 'tmp_87' <Predicate = (!icmp_ln202 & or_ln206 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1819 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1771" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 788 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1819' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 789 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1820 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1772" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 789 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1820' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 790 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1821 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1773" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 790 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1821' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 791 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1822 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1774" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 791 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1822' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 792 [1/1] (1.82ns)   --->   "%tmp_88 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1819, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1820, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1821, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1822, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 792 'sparsemux' 'tmp_88' <Predicate = (!icmp_ln202 & or_ln206 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 793 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1823 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1775" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 793 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1823' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 794 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1824 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1776" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 794 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1824' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 795 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1825 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1777" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 795 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1825' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 796 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1826 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1778" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 796 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1826' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 797 [1/1] (1.82ns)   --->   "%tmp_89 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1823, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1824, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1825, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1826, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 797 'sparsemux' 'tmp_89' <Predicate = (!icmp_ln202 & or_ln206 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (2.06ns)   --->   "%input_size_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_66, i3 1, i8 %tmp_85, i3 2, i8 %tmp_86, i3 3, i8 %tmp_87, i3 4, i8 %tmp_88, i3 5, i8 %tmp_89, i8 0, i3 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 798 'sparsemux' 'input_size_8' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1827 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1779" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 799 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1827' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 800 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1828 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1780" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 800 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1828' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 801 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1829 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1781" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 801 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1829' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 802 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1830 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1782" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 802 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1830' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 803 [1/1] (1.82ns)   --->   "%tmp_90 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1827, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1828, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1829, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1830, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 803 'sparsemux' 'tmp_90' <Predicate = (!icmp_ln202 & or_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1831 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1783" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 804 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1831' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 805 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1832 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1784" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 805 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1832' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 806 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1833 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1785" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 806 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1833' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 807 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1834 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1786" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 807 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1834' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 808 [1/1] (1.82ns)   --->   "%tmp_91 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1831, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1832, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1833, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1834, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 808 'sparsemux' 'tmp_91' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1835 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1787" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 809 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1835' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 810 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1836 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1788" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 810 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1836' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 811 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1837 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1789" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 811 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1837' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 812 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1838 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1790" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 812 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1838' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 813 [1/1] (1.82ns)   --->   "%tmp_92 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1835, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1836, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1837, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1838, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 813 'sparsemux' 'tmp_92' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1839 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1791" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 814 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1839' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 815 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1840 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1792" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 815 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1840' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 816 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1841 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1793" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 816 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1841' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 817 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1842 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1794" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 817 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1842' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 818 [1/1] (1.82ns)   --->   "%tmp_93 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1839, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1840, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1841, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1842, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 818 'sparsemux' 'tmp_93' <Predicate = (!icmp_ln202 & or_ln206 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1843 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1795" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 819 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1843' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 820 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1844 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1796" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 820 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1844' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 821 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1845 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1797" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 821 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1845' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 822 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1846 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1798" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 822 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1846' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 823 [1/1] (1.82ns)   --->   "%tmp_94 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1843, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1844, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1845, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1846, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 823 'sparsemux' 'tmp_94' <Predicate = (!icmp_ln202 & or_ln206 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1847 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1799" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 824 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1847' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 825 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1848 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1800" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 825 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1848' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 826 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1849 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1801" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 826 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1849' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 827 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1850 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1802" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 827 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1850' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 828 [1/1] (1.82ns)   --->   "%tmp_95 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1847, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1848, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1849, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1850, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 828 'sparsemux' 'tmp_95' <Predicate = (!icmp_ln202 & or_ln206 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (2.06ns)   --->   "%input_direction = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_90, i3 1, i3 %tmp_91, i3 2, i3 %tmp_92, i3 3, i3 %tmp_93, i3 4, i3 %tmp_94, i3 5, i3 %tmp_95, i3 0, i3 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417]   --->   Operation 829 'sparsemux' 'input_direction' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%input_size_4_load87 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 830 'load' 'input_size_4_load87' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%input_direction_4_load39 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 831 'load' 'input_direction_4_load39' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1869" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 832 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 833 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load87, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1773" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 833 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 834 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1917" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 834 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 835 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load39, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1797" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 835 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3052" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 836 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%input_size_4_load88 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 837 'load' 'input_size_4_load88' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%input_direction_4_load_9 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 838 'load' 'input_direction_4_load_9' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 839 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1868" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 839 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 840 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load88, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1772" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 840 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 841 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1916" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 841 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 842 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1796" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 842 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3052" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 843 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%input_size_4_load_9 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 844 'load' 'input_size_4_load_9' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%input_direction_4_load41 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 845 'load' 'input_direction_4_load41' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 846 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1867" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 846 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 847 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1771" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 847 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 848 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1915" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 848 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 849 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load41, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1795" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 849 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3052" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 850 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%input_size_4_load86 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 851 'load' 'input_size_4_load86' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%input_direction_4_load38 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 852 'load' 'input_direction_4_load38' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 853 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1870" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 853 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 854 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load86, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1774" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 854 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 855 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1918" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 855 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 856 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load38, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1798" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 856 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3052" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 857 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%input_size_4_load91 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 858 'load' 'input_size_4_load91' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%input_direction_4_load43 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 859 'load' 'input_direction_4_load43' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 860 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1865" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 860 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 861 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load91, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1769" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 861 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 862 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1913" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 862 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 863 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load43, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1793" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 863 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3046" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 864 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%input_size_4_load92 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 865 'load' 'input_size_4_load92' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%input_direction_4_load44 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 866 'load' 'input_direction_4_load44' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1864" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 867 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 868 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load92, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1768" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 868 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 869 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1912" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 869 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 870 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load44, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1792" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 870 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3046" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 871 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%input_size_4_load93 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 872 'load' 'input_size_4_load93' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%input_direction_4_load45 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 873 'load' 'input_direction_4_load45' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 874 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1863" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 874 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 875 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load93, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1767" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 875 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 876 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1911" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 876 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 877 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load45, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1791" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 877 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3046" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 878 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%input_size_4_load_8 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 879 'load' 'input_size_4_load_8' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%input_direction_4_load42 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 880 'load' 'input_direction_4_load42' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1866" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 881 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 882 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1770" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 882 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 883 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1914" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 883 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 884 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load42, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1794" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 884 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3046" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 885 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%input_size_4_load95 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 886 'load' 'input_size_4_load95' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%input_direction_4_load47 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 887 'load' 'input_direction_4_load47' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 888 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1861" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 888 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 889 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load95, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1765" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 889 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 890 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1909" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 890 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 891 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load47, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1789" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 891 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3040" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 892 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%input_size_4_load96 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 893 'load' 'input_size_4_load96' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%input_direction_4_load48 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 894 'load' 'input_direction_4_load48' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1860" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 895 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 896 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load96, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1764" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 896 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 897 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1908" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 897 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 898 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load48, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1788" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 898 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3040" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 899 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%input_size_4_load97 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 900 'load' 'input_size_4_load97' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%input_direction_4_load_8 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 901 'load' 'input_direction_4_load_8' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 902 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1859" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 902 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 903 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load97, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1763" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 903 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 904 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1907" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 904 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 905 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1787" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 905 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3040" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 906 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%input_size_4_load94 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 907 'load' 'input_size_4_load94' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%input_direction_4_load46 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 908 'load' 'input_direction_4_load46' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 909 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1862" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 909 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 910 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load94, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1766" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 910 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 911 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1910" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 911 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 912 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load46, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1790" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 912 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3040" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 913 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%input_size_4_load_7 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 914 'load' 'input_size_4_load_7' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%input_direction_4_load51 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 915 'load' 'input_direction_4_load51' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1857" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 916 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 917 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1761" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 917 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 918 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1905" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 918 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 919 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load51, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1785" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 919 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3034" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 920 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%input_size_4_load_6 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 921 'load' 'input_size_4_load_6' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%input_direction_4_load52 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 922 'load' 'input_direction_4_load52' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 923 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1856" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 923 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 924 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1760" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 924 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 925 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1904" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 925 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 926 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load52, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1784" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 926 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3034" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 927 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%input_size_4_load101 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 928 'load' 'input_size_4_load101' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%input_direction_4_load53 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 929 'load' 'input_direction_4_load53' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 930 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1855" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 930 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 931 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load101, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1759" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 931 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 932 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1903" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 932 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 933 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load53, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1783" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 933 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3034" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 934 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%input_size_4_load_5 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 935 'load' 'input_size_4_load_5' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%input_direction_4_load_7 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 936 'load' 'input_direction_4_load_7' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1858" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 937 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 938 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1762" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 938 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 939 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1906" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 939 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 940 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1786" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 940 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3034" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 941 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%input_size_4_load83 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 942 'load' 'input_size_4_load83' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%input_direction_4_load35 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 943 'load' 'input_direction_4_load35' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 944 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1873" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 944 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 945 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load83, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1777" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 945 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 946 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1921" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 946 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 947 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load35, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1801" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 947 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3058" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 948 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%input_size_4_load84 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 949 'load' 'input_size_4_load84' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%input_direction_4_load_6 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 950 'load' 'input_direction_4_load_6' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 951 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1872" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 951 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 952 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load84, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1776" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 952 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 953 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1920" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 953 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 954 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1800" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 954 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3058" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 955 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%input_size_4_load_4 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 956 'load' 'input_size_4_load_4' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%input_direction_4_load_5 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 957 'load' 'input_direction_4_load_5' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 958 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1871" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 958 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 959 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1775" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 959 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 960 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1919" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 960 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 961 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1799" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 961 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3058" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 962 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%input_size_4_load82 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 963 'load' 'input_size_4_load82' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%input_direction_4_load34 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 964 'load' 'input_direction_4_load34' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1874" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 965 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 966 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load82, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1778" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 966 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 967 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1922" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 967 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 968 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load34, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1802" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 968 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3058" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 969 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%input_size_4_load103 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 970 'load' 'input_size_4_load103' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%input_direction_4_load_4 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 971 'load' 'input_direction_4_load_4' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 972 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1853" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 972 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 973 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load103, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1757" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 973 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 974 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1901" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 974 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 975 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1781" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 975 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3028" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 976 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%input_size_4_load_3 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 977 'load' 'input_size_4_load_3' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%input_direction_4_load_3 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 978 'load' 'input_direction_4_load_3' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1852" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 979 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 980 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1756" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 980 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 981 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1900" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 981 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 982 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1780" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 982 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3028" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 983 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%input_size_4_load_2 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 984 'load' 'input_size_4_load_2' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%input_direction_4_load_2 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 985 'load' 'input_direction_4_load_2' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 986 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 987 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 987 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 988 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1899" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 988 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 989 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1779" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 989 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3028" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 990 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%input_size_4_load_1 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 991 'load' 'input_size_4_load_1' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%input_direction_4_load_1 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 992 'load' 'input_direction_4_load_1' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1854" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 993 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 994 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1758" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 994 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 995 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1902" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 995 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 996 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1782" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 996 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit3028" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:417]   --->   Operation 997 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 5 & level != 1 & level != 2 & level != 3 & level != 4 & trunc_ln202 == 3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 998 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction_5, i3 %input_direction_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 998 'store' 'store_ln362' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 999 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_2, i8 %input_size_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 999 'store' 'store_ln362' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln215 = br void %if.end74.i665" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:417]   --->   Operation 1000 'br' 'br_ln215' <Predicate = (!or_ln206 & and_ln211)> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction, i3 %input_direction_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 1001 'store' 'store_ln362' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 1002 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_8, i8 %input_size_4" [order_book_src/priority_queue.cpp:362]   --->   Operation 1002 'store' 'store_ln362' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln210 = br void %if.end74.i665" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:417]   --->   Operation 1003 'br' 'br_ln210' <Predicate = (or_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln202', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417) of variable 'zext_ln177_1_cast' on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417 [223]  (1.588 ns)
	'load' operation 4 bit ('i', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417) on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:417 [228]  (0.000 ns)
	'add' operation 4 bit ('level', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:417) [1029]  (1.735 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 7.146ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1875', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503' [266]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_22', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417) [270]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:417) [296]  (2.065 ns)

 <State 3>: 4.643ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755', order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:417) [695]  (0.000 ns)
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1803', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:417) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531' [743]  (3.254 ns)
	blocking operation 1.389 ns on control path)

 <State 4>: 7.146ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1995', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531' [410]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_s', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417) [414]  (1.827 ns)
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417) [440]  (2.065 ns)

 <State 5>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln362', order_book_src/priority_queue.cpp:362) of variable 'input.direction', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:417 on local variable 'input.direction', order_book_src/priority_queue.cpp:362 [690]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
