Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 05:42:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 417         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (417)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1095)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (417)
--------------------------
 There are 417 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1095)
---------------------------------------------------
 There are 1095 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     98.168        0.000                      0                    3        0.232        0.000                      0                    3       49.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              98.168        0.000                      0                    3        0.232        0.000                      0                    3       49.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       98.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.168ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.580ns (32.573%)  route 1.201ns (67.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.561     5.145    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.201     6.802    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.926    reset_cond_n_2
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436   104.841    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.259   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029   105.094    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.094    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 98.168    

Slack (MET) :             98.220ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.574ns (32.345%)  route 1.201ns (67.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.561     5.145    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.201     6.802    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.118     6.920 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.920    reset_cond_n_0
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436   104.841    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.259   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.075   105.140    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.140    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 98.220    

Slack (MET) :             98.900ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.606ns (54.531%)  route 0.505ns (45.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.561     5.145    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.505     6.107    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.150     6.257 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    reset_cond_n_3
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.441   104.846    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.299   105.145    
                         clock uncertainty           -0.035   105.110    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.047   105.157    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.157    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 98.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.500    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.156     1.797    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I1_O)        0.042     1.839 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    reset_cond_n_0
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     2.013    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.107     1.607    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.560     1.504    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.813    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.042     1.855 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    reset_cond_n_3
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.829     2.019    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.105     1.609    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.500    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.156     1.797    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    reset_cond_n_2
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     2.013    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     1.591    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X35Y11   D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X35Y32   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X35Y32   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y11   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y11   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y11   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y11   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y32   D_slowclk_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1158 Endpoints
Min Delay          1158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.962ns  (logic 10.672ns (30.525%)  route 24.290ns (69.475%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.755    26.524    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X45Y12         LUT6 (Prop_lut6_I3_O)        0.124    26.648 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.732    28.380    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I1_O)        0.146    28.526 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.698    31.224    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.738    34.962 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.962    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.906ns  (logic 10.444ns (29.921%)  route 24.462ns (70.079%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.755    26.524    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X45Y12         LUT6 (Prop_lut6_I3_O)        0.124    26.648 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.732    28.380    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I1_O)        0.124    28.504 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.870    31.374    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    34.906 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.906    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.665ns  (logic 10.700ns (30.868%)  route 23.965ns (69.132%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.761    26.530    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.654 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.519    28.173    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.152    28.325 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.580    30.905    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    34.665 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.665    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.429ns  (logic 10.450ns (30.354%)  route 23.978ns (69.646%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.761    26.530    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.654 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.366    28.020    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.124    28.144 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.747    30.890    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    34.429 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.429    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.379ns  (logic 10.692ns (31.101%)  route 23.687ns (68.899%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.761    26.530    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.654 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.366    28.020    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.153    28.173 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.455    30.628    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.751    34.379 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.379    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.172ns  (logic 10.457ns (30.601%)  route 23.715ns (69.399%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=7 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.761    26.530    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.654 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.519    28.173    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.124    28.297 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.331    30.627    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    34.172 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.172    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.065ns  (logic 10.456ns (30.693%)  route 23.609ns (69.307%))
  Logic Levels:           28  (CARRY4=4 FDRE=1 LUT2=4 LUT3=2 LUT4=6 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=16, routed)          1.366     1.884    L_reg/M_reg_an[6]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.152     2.036 r  L_reg/L_7b2868da_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           0.957     2.992    L_reg/L_7b2868da_remainder0__0_carry_i_21_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     3.318 r  L_reg/L_7b2868da_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.464     3.782    L_reg/L_7b2868da_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.906 f  L_reg/L_7b2868da_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.961     4.867    L_reg/L_7b2868da_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.991 f  L_reg/L_7b2868da_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.970     5.961    L_reg/L_7b2868da_remainder0__0_carry_i_18_n_0
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.150     6.111 r  L_reg/L_7b2868da_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.636     6.747    L_reg/L_7b2868da_remainder0__0_carry_i_10_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.332     7.079 r  L_reg/L_7b2868da_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.079    bseg_driver/decimal_renderer/i__carry_i_5__0_0[1]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.722 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.659     8.381    L_reg/L_7b2868da_remainder0[3]
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.307     8.688 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=14, routed)          1.462    10.151    L_reg/D_registers_q_reg[0][6]_4
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  L_reg/i__carry__0_i_26/O
                         net (fo=1, routed)           0.850    11.125    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.146    11.271 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           1.130    12.401    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.356    12.757 r  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.001    13.758    L_reg/i__carry_i_13__0_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.348    14.106 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.107    15.213    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.337 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.472    15.809    bseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    16.247 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.122    17.369    bseg_driver/decimal_renderer/O[2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.336    17.705 r  bseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.807    18.511    L_reg/i__carry_i_8_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.327    18.838 f  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.107    19.945    L_reg/i__carry__0_i_14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.069 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    20.894    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I0_O)        0.124    21.018 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.062    22.080    L_reg/i__carry_i_12_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.204 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.204    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.754 r  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.754    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.067 f  bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.862    23.929    bseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.306    24.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.607    24.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.678    25.644    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    25.768 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.479    26.248    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.124    26.372 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.529    27.901    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I2_O)        0.124    28.025 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.497    30.521    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    34.065 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.065    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.623ns  (logic 10.315ns (30.678%)  route 23.308ns (69.322%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=3 LUT3=2 LUT4=7 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][5]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.369     1.825    L_reg/M_reg_targetpixel[5]
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.152     1.977 f  L_reg/L_7b2868da_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.441     2.418    L_reg/L_7b2868da_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.326     2.744 f  L_reg/L_7b2868da_remainder0__0_carry_i_13__0/O
                         net (fo=5, routed)           0.826     3.571    L_reg/L_7b2868da_remainder0__0_carry_i_13__0_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.695 f  L_reg/L_7b2868da_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.014     4.709    L_reg/L_7b2868da_remainder0__0_carry_i_15__0_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.833 r  L_reg/L_7b2868da_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.138     5.970    L_reg/L_7b2868da_remainder0__0_carry_i_11__0_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.094 r  L_reg/L_7b2868da_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.094    timerseg_driver/decimal_renderer/i__carry_i_13__2_0[1]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.734 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=3, routed)           0.822     7.556    L_reg/L_7b2868da_remainder0_1[3]
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.306     7.862 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=13, routed)          1.666     9.528    L_reg/D_registers_q_reg[4][6]_2
    SLICE_X40Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.652 f  L_reg/i__carry__0_i_25__1/O
                         net (fo=1, routed)           0.484    10.136    L_reg/i__carry__0_i_25__1_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.118    10.254 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.027    11.281    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.326    11.607 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.516    12.123    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.247 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.443    12.690    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.117    12.807 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.663    13.470    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    14.184 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.518 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=8, routed)           1.271    15.789    timerseg_driver/decimal_renderer/O[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.331    16.120 r  timerseg_driver/decimal_renderer/i__carry__0_i_21__1/O
                         net (fo=3, routed)           1.026    17.146    L_reg/i__carry_i_12__0_1
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.326    17.472 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.822    18.294    L_reg/i__carry__0_i_10__2_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124    18.418 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.679    19.097    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124    19.221 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.617    19.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.124    19.962 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.962    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.495 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.495    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.810 f  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.674    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.307    21.981 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.511    22.491    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    22.615 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.678    23.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.124    23.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.807    24.225    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124    24.349 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.742    26.091    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    26.215 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.882    30.097    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    33.623 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.623    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.599ns  (logic 10.336ns (30.763%)  route 23.263ns (69.237%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][5]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.369     1.825    L_reg/M_reg_targetpixel[5]
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.152     1.977 f  L_reg/L_7b2868da_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.441     2.418    L_reg/L_7b2868da_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.326     2.744 f  L_reg/L_7b2868da_remainder0__0_carry_i_13__0/O
                         net (fo=5, routed)           0.826     3.571    L_reg/L_7b2868da_remainder0__0_carry_i_13__0_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.695 f  L_reg/L_7b2868da_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.014     4.709    L_reg/L_7b2868da_remainder0__0_carry_i_15__0_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.833 r  L_reg/L_7b2868da_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.138     5.970    L_reg/L_7b2868da_remainder0__0_carry_i_11__0_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.094 r  L_reg/L_7b2868da_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.094    timerseg_driver/decimal_renderer/i__carry_i_13__2_0[1]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.734 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=3, routed)           0.822     7.556    L_reg/L_7b2868da_remainder0_1[3]
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.306     7.862 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=13, routed)          1.666     9.528    L_reg/D_registers_q_reg[4][6]_2
    SLICE_X40Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.652 f  L_reg/i__carry__0_i_25__1/O
                         net (fo=1, routed)           0.484    10.136    L_reg/i__carry__0_i_25__1_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.118    10.254 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.027    11.281    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.326    11.607 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.516    12.123    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.247 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.443    12.690    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.117    12.807 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.663    13.470    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    14.184 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.518 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=8, routed)           1.271    15.789    timerseg_driver/decimal_renderer/O[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.331    16.120 r  timerseg_driver/decimal_renderer/i__carry__0_i_21__1/O
                         net (fo=3, routed)           1.026    17.146    L_reg/i__carry_i_12__0_1
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.326    17.472 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.822    18.294    L_reg/i__carry__0_i_10__2_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124    18.418 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.679    19.097    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124    19.221 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.617    19.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.124    19.962 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.962    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.495 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.495    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.810 f  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.674    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.307    21.981 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.511    22.491    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    22.615 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.803    23.418    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.542 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.580    24.122    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.246 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.564    25.810    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124    25.934 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.118    30.052    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    33.599 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.599    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.305ns  (logic 10.538ns (31.640%)  route 22.768ns (68.360%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][5]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.369     1.825    L_reg/M_reg_targetpixel[5]
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.152     1.977 f  L_reg/L_7b2868da_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.441     2.418    L_reg/L_7b2868da_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.326     2.744 f  L_reg/L_7b2868da_remainder0__0_carry_i_13__0/O
                         net (fo=5, routed)           0.826     3.571    L_reg/L_7b2868da_remainder0__0_carry_i_13__0_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.695 f  L_reg/L_7b2868da_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.014     4.709    L_reg/L_7b2868da_remainder0__0_carry_i_15__0_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.833 r  L_reg/L_7b2868da_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.138     5.970    L_reg/L_7b2868da_remainder0__0_carry_i_11__0_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.094 r  L_reg/L_7b2868da_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.094    timerseg_driver/decimal_renderer/i__carry_i_13__2_0[1]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.734 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0__0_carry/O[3]
                         net (fo=3, routed)           0.822     7.556    L_reg/L_7b2868da_remainder0_1[3]
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.306     7.862 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=13, routed)          1.666     9.528    L_reg/D_registers_q_reg[4][6]_2
    SLICE_X40Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.652 f  L_reg/i__carry__0_i_25__1/O
                         net (fo=1, routed)           0.484    10.136    L_reg/i__carry__0_i_25__1_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.118    10.254 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.027    11.281    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.326    11.607 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.516    12.123    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.247 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.443    12.690    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.117    12.807 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.663    13.470    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    14.184 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.518 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=8, routed)           1.271    15.789    timerseg_driver/decimal_renderer/O[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.331    16.120 r  timerseg_driver/decimal_renderer/i__carry__0_i_21__1/O
                         net (fo=3, routed)           1.026    17.146    L_reg/i__carry_i_12__0_1
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.326    17.472 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.822    18.294    L_reg/i__carry__0_i_10__2_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124    18.418 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.679    19.097    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124    19.221 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.617    19.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.124    19.962 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.962    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.495 r  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.495    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.810 f  timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.674    timerseg_driver/decimal_renderer/L_7b2868da_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.307    21.981 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.511    22.491    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    22.615 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.803    23.418    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.542 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.595    24.137    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.261 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.875    26.136    L_reg/timerseg[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.146    26.282 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.297    29.579    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    33.305 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.305    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE                         0.000     0.000 r  forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y36         FDRE                                         r  forLoop_idx_0_935893040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE                         0.000     0.000 r  forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X44Y36         FDRE                                         r  forLoop_idx_0_935893040[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_784494013[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_784494013[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE                         0.000     0.000 r  forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X34Y35         FDRE                                         r  forLoop_idx_0_935893040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE                         0.000     0.000 r  forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X34Y35         FDRE                                         r  forLoop_idx_0_935893040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.654%)  route 0.132ns (48.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[5]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.132     0.273    display/p_0_in__0[5]
    SLICE_X37Y11         FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr2/D_waddr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE                         0.000     0.000 r  sr2/D_raddr_q_reg[1]/C
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sr2/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.091     0.232    sr2/D_raddr_q_reg_n_0_[1]
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.277 r  sr2/D_waddr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.277    sr2/D_waddr_q[1]_i_1__0_n_0
    SLICE_X32Y29         FDRE                                         r  sr2/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.983%)  route 0.147ns (51.017%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[0]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.147     0.288    display/p_0_in__0[0]
    SLICE_X36Y10         FDRE                                         r  display/D_bram_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.300ns  (logic 0.670ns (10.635%)  route 5.630ns (89.365%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         5.630     6.148    reset_cond/Q[0]
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.152     6.300 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.300    reset_cond_n_3
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.441     4.846    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 0.668ns (11.067%)  route 5.368ns (88.933%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         5.368     5.886    reset_cond/Q[0]
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.036 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.036    reset_cond_n_0
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436     4.841    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.010ns  (logic 0.642ns (10.683%)  route 5.368ns (89.317%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         5.368     5.886    reset_cond/Q[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.010 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.010    reset_cond_n_2
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436     4.841    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.625ns  (logic 0.209ns (7.963%)  route 2.416ns (92.037%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         2.416     2.580    reset_cond/Q[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.045     2.625 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.625    reset_cond_n_2
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     2.013    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.210ns (7.998%)  route 2.416ns (92.002%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         2.416     2.580    reset_cond/Q[0]
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.046     2.626 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.626    reset_cond_n_0
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     2.013    clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.208ns (7.369%)  route 2.615ns (92.631%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=184, routed)         2.615     2.779    reset_cond/Q[0]
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.044     2.823 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.823    reset_cond_n_3
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.829     2.019    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  D_slowclk_dff_q_reg[0]/C





