$date
	Sat Jul 02 15:42:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit4_adder_sub_tb $end
$var wire 1 ! V $end
$var wire 1 " S3 $end
$var wire 1 # S2 $end
$var wire 1 $ S1 $end
$var wire 1 % S0 $end
$var wire 1 & C $end
$var reg 1 ' M $end
$var reg 1 ( a0 $end
$var reg 1 ) a1 $end
$var reg 1 * a2 $end
$var reg 1 + a3 $end
$var reg 1 , b0 $end
$var reg 1 - b1 $end
$var reg 1 . b2 $end
$var reg 1 / b3 $end
$scope module B1 $end
$var wire 1 ' M $end
$var wire 1 ! V $end
$var wire 1 ( a0 $end
$var wire 1 ) a1 $end
$var wire 1 * a2 $end
$var wire 1 + a3 $end
$var wire 1 , b0 $end
$var wire 1 - b1 $end
$var wire 1 . b2 $end
$var wire 1 / b3 $end
$var wire 1 0 w0 $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$var wire 1 " S3 $end
$var wire 1 # S2 $end
$var wire 1 $ S1 $end
$var wire 1 % S0 $end
$var wire 1 4 C3 $end
$var wire 1 5 C2 $end
$var wire 1 6 C1 $end
$var wire 1 & C $end
$scope module F0 $end
$var wire 1 6 C $end
$var wire 1 % S $end
$var wire 1 7 w1 $end
$var wire 1 ( x $end
$var wire 1 0 y $end
$var wire 1 ' z $end
$upscope $end
$scope module F1 $end
$var wire 1 5 C $end
$var wire 1 $ S $end
$var wire 1 8 w1 $end
$var wire 1 ) x $end
$var wire 1 1 y $end
$var wire 1 6 z $end
$upscope $end
$scope module F2 $end
$var wire 1 4 C $end
$var wire 1 # S $end
$var wire 1 9 w1 $end
$var wire 1 * x $end
$var wire 1 2 y $end
$var wire 1 5 z $end
$upscope $end
$scope module F3 $end
$var wire 1 & C $end
$var wire 1 " S $end
$var wire 1 : w1 $end
$var wire 1 + x $end
$var wire 1 3 y $end
$var wire 1 4 z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1$
18
1"
1#
1%
11
1:
19
17
1-
1+
1*
1(
#40
1&
0"
0!
14
16
0#
0%
15
07
0$
01
10
18
0-
1,
1)
#60
1$
1#
1"
17
08
09
0:
00
11
12
13
0%
1'
#80
