
V_CARProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002340  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080024d8  080024e8  000124e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080024d8  080024d8  000124e8  2**0
                  CONTENTS
  4 .ARM          00000008  080024d8  080024d8  000124d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080024e0  080024e8  000124e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024e0  080024e0  000124e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080024e4  080024e4  000124e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000124e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000054  20000000  080024e8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  080024e8  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000124e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000459b  00000000  00000000  00012518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000010b7  00000000  00000000  00016ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  00017b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000528  00000000  00000000  00018180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001b80  00000000  00000000  000186a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003589  00000000  00000000  0001a228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080eef  00000000  00000000  0001d7b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009e6a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000170c  00000000  00000000  0009e6f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080024c0 	.word	0x080024c0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080024c0 	.word	0x080024c0

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <__aeabi_ldivmod>:
 8000844:	b97b      	cbnz	r3, 8000866 <__aeabi_ldivmod+0x22>
 8000846:	b972      	cbnz	r2, 8000866 <__aeabi_ldivmod+0x22>
 8000848:	2900      	cmp	r1, #0
 800084a:	bfbe      	ittt	lt
 800084c:	2000      	movlt	r0, #0
 800084e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000852:	e006      	blt.n	8000862 <__aeabi_ldivmod+0x1e>
 8000854:	bf08      	it	eq
 8000856:	2800      	cmpeq	r0, #0
 8000858:	bf1c      	itt	ne
 800085a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800085e:	f04f 30ff 	movne.w	r0, #4294967295
 8000862:	f000 b9bf 	b.w	8000be4 <__aeabi_idiv0>
 8000866:	f1ad 0c08 	sub.w	ip, sp, #8
 800086a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800086e:	2900      	cmp	r1, #0
 8000870:	db09      	blt.n	8000886 <__aeabi_ldivmod+0x42>
 8000872:	2b00      	cmp	r3, #0
 8000874:	db1a      	blt.n	80008ac <__aeabi_ldivmod+0x68>
 8000876:	f000 f84d 	bl	8000914 <__udivmoddi4>
 800087a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800087e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000882:	b004      	add	sp, #16
 8000884:	4770      	bx	lr
 8000886:	4240      	negs	r0, r0
 8000888:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800088c:	2b00      	cmp	r3, #0
 800088e:	db1b      	blt.n	80008c8 <__aeabi_ldivmod+0x84>
 8000890:	f000 f840 	bl	8000914 <__udivmoddi4>
 8000894:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800089c:	b004      	add	sp, #16
 800089e:	4240      	negs	r0, r0
 80008a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008a4:	4252      	negs	r2, r2
 80008a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008aa:	4770      	bx	lr
 80008ac:	4252      	negs	r2, r2
 80008ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008b2:	f000 f82f 	bl	8000914 <__udivmoddi4>
 80008b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008be:	b004      	add	sp, #16
 80008c0:	4240      	negs	r0, r0
 80008c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008c6:	4770      	bx	lr
 80008c8:	4252      	negs	r2, r2
 80008ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008ce:	f000 f821 	bl	8000914 <__udivmoddi4>
 80008d2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008da:	b004      	add	sp, #16
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	4770      	bx	lr

080008e4 <__aeabi_uldivmod>:
 80008e4:	b953      	cbnz	r3, 80008fc <__aeabi_uldivmod+0x18>
 80008e6:	b94a      	cbnz	r2, 80008fc <__aeabi_uldivmod+0x18>
 80008e8:	2900      	cmp	r1, #0
 80008ea:	bf08      	it	eq
 80008ec:	2800      	cmpeq	r0, #0
 80008ee:	bf1c      	itt	ne
 80008f0:	f04f 31ff 	movne.w	r1, #4294967295
 80008f4:	f04f 30ff 	movne.w	r0, #4294967295
 80008f8:	f000 b974 	b.w	8000be4 <__aeabi_idiv0>
 80008fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000900:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000904:	f000 f806 	bl	8000914 <__udivmoddi4>
 8000908:	f8dd e004 	ldr.w	lr, [sp, #4]
 800090c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000910:	b004      	add	sp, #16
 8000912:	4770      	bx	lr

08000914 <__udivmoddi4>:
 8000914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000918:	9d08      	ldr	r5, [sp, #32]
 800091a:	4604      	mov	r4, r0
 800091c:	468e      	mov	lr, r1
 800091e:	2b00      	cmp	r3, #0
 8000920:	d14d      	bne.n	80009be <__udivmoddi4+0xaa>
 8000922:	428a      	cmp	r2, r1
 8000924:	4694      	mov	ip, r2
 8000926:	d969      	bls.n	80009fc <__udivmoddi4+0xe8>
 8000928:	fab2 f282 	clz	r2, r2
 800092c:	b152      	cbz	r2, 8000944 <__udivmoddi4+0x30>
 800092e:	fa01 f302 	lsl.w	r3, r1, r2
 8000932:	f1c2 0120 	rsb	r1, r2, #32
 8000936:	fa20 f101 	lsr.w	r1, r0, r1
 800093a:	fa0c fc02 	lsl.w	ip, ip, r2
 800093e:	ea41 0e03 	orr.w	lr, r1, r3
 8000942:	4094      	lsls	r4, r2
 8000944:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000948:	0c21      	lsrs	r1, r4, #16
 800094a:	fbbe f6f8 	udiv	r6, lr, r8
 800094e:	fa1f f78c 	uxth.w	r7, ip
 8000952:	fb08 e316 	mls	r3, r8, r6, lr
 8000956:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800095a:	fb06 f107 	mul.w	r1, r6, r7
 800095e:	4299      	cmp	r1, r3
 8000960:	d90a      	bls.n	8000978 <__udivmoddi4+0x64>
 8000962:	eb1c 0303 	adds.w	r3, ip, r3
 8000966:	f106 30ff 	add.w	r0, r6, #4294967295
 800096a:	f080 811f 	bcs.w	8000bac <__udivmoddi4+0x298>
 800096e:	4299      	cmp	r1, r3
 8000970:	f240 811c 	bls.w	8000bac <__udivmoddi4+0x298>
 8000974:	3e02      	subs	r6, #2
 8000976:	4463      	add	r3, ip
 8000978:	1a5b      	subs	r3, r3, r1
 800097a:	b2a4      	uxth	r4, r4
 800097c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000980:	fb08 3310 	mls	r3, r8, r0, r3
 8000984:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000988:	fb00 f707 	mul.w	r7, r0, r7
 800098c:	42a7      	cmp	r7, r4
 800098e:	d90a      	bls.n	80009a6 <__udivmoddi4+0x92>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f100 33ff 	add.w	r3, r0, #4294967295
 8000998:	f080 810a 	bcs.w	8000bb0 <__udivmoddi4+0x29c>
 800099c:	42a7      	cmp	r7, r4
 800099e:	f240 8107 	bls.w	8000bb0 <__udivmoddi4+0x29c>
 80009a2:	4464      	add	r4, ip
 80009a4:	3802      	subs	r0, #2
 80009a6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009aa:	1be4      	subs	r4, r4, r7
 80009ac:	2600      	movs	r6, #0
 80009ae:	b11d      	cbz	r5, 80009b8 <__udivmoddi4+0xa4>
 80009b0:	40d4      	lsrs	r4, r2
 80009b2:	2300      	movs	r3, #0
 80009b4:	e9c5 4300 	strd	r4, r3, [r5]
 80009b8:	4631      	mov	r1, r6
 80009ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009be:	428b      	cmp	r3, r1
 80009c0:	d909      	bls.n	80009d6 <__udivmoddi4+0xc2>
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	f000 80ef 	beq.w	8000ba6 <__udivmoddi4+0x292>
 80009c8:	2600      	movs	r6, #0
 80009ca:	e9c5 0100 	strd	r0, r1, [r5]
 80009ce:	4630      	mov	r0, r6
 80009d0:	4631      	mov	r1, r6
 80009d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d6:	fab3 f683 	clz	r6, r3
 80009da:	2e00      	cmp	r6, #0
 80009dc:	d14a      	bne.n	8000a74 <__udivmoddi4+0x160>
 80009de:	428b      	cmp	r3, r1
 80009e0:	d302      	bcc.n	80009e8 <__udivmoddi4+0xd4>
 80009e2:	4282      	cmp	r2, r0
 80009e4:	f200 80f9 	bhi.w	8000bda <__udivmoddi4+0x2c6>
 80009e8:	1a84      	subs	r4, r0, r2
 80009ea:	eb61 0303 	sbc.w	r3, r1, r3
 80009ee:	2001      	movs	r0, #1
 80009f0:	469e      	mov	lr, r3
 80009f2:	2d00      	cmp	r5, #0
 80009f4:	d0e0      	beq.n	80009b8 <__udivmoddi4+0xa4>
 80009f6:	e9c5 4e00 	strd	r4, lr, [r5]
 80009fa:	e7dd      	b.n	80009b8 <__udivmoddi4+0xa4>
 80009fc:	b902      	cbnz	r2, 8000a00 <__udivmoddi4+0xec>
 80009fe:	deff      	udf	#255	; 0xff
 8000a00:	fab2 f282 	clz	r2, r2
 8000a04:	2a00      	cmp	r2, #0
 8000a06:	f040 8092 	bne.w	8000b2e <__udivmoddi4+0x21a>
 8000a0a:	eba1 010c 	sub.w	r1, r1, ip
 8000a0e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a12:	fa1f fe8c 	uxth.w	lr, ip
 8000a16:	2601      	movs	r6, #1
 8000a18:	0c20      	lsrs	r0, r4, #16
 8000a1a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a1e:	fb07 1113 	mls	r1, r7, r3, r1
 8000a22:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a26:	fb0e f003 	mul.w	r0, lr, r3
 8000a2a:	4288      	cmp	r0, r1
 8000a2c:	d908      	bls.n	8000a40 <__udivmoddi4+0x12c>
 8000a2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a32:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x12a>
 8000a38:	4288      	cmp	r0, r1
 8000a3a:	f200 80cb 	bhi.w	8000bd4 <__udivmoddi4+0x2c0>
 8000a3e:	4643      	mov	r3, r8
 8000a40:	1a09      	subs	r1, r1, r0
 8000a42:	b2a4      	uxth	r4, r4
 8000a44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a48:	fb07 1110 	mls	r1, r7, r0, r1
 8000a4c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a50:	fb0e fe00 	mul.w	lr, lr, r0
 8000a54:	45a6      	cmp	lr, r4
 8000a56:	d908      	bls.n	8000a6a <__udivmoddi4+0x156>
 8000a58:	eb1c 0404 	adds.w	r4, ip, r4
 8000a5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x154>
 8000a62:	45a6      	cmp	lr, r4
 8000a64:	f200 80bb 	bhi.w	8000bde <__udivmoddi4+0x2ca>
 8000a68:	4608      	mov	r0, r1
 8000a6a:	eba4 040e 	sub.w	r4, r4, lr
 8000a6e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a72:	e79c      	b.n	80009ae <__udivmoddi4+0x9a>
 8000a74:	f1c6 0720 	rsb	r7, r6, #32
 8000a78:	40b3      	lsls	r3, r6
 8000a7a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a7e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a82:	fa20 f407 	lsr.w	r4, r0, r7
 8000a86:	fa01 f306 	lsl.w	r3, r1, r6
 8000a8a:	431c      	orrs	r4, r3
 8000a8c:	40f9      	lsrs	r1, r7
 8000a8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a92:	fa00 f306 	lsl.w	r3, r0, r6
 8000a96:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a9a:	0c20      	lsrs	r0, r4, #16
 8000a9c:	fa1f fe8c 	uxth.w	lr, ip
 8000aa0:	fb09 1118 	mls	r1, r9, r8, r1
 8000aa4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000aa8:	fb08 f00e 	mul.w	r0, r8, lr
 8000aac:	4288      	cmp	r0, r1
 8000aae:	fa02 f206 	lsl.w	r2, r2, r6
 8000ab2:	d90b      	bls.n	8000acc <__udivmoddi4+0x1b8>
 8000ab4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ab8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000abc:	f080 8088 	bcs.w	8000bd0 <__udivmoddi4+0x2bc>
 8000ac0:	4288      	cmp	r0, r1
 8000ac2:	f240 8085 	bls.w	8000bd0 <__udivmoddi4+0x2bc>
 8000ac6:	f1a8 0802 	sub.w	r8, r8, #2
 8000aca:	4461      	add	r1, ip
 8000acc:	1a09      	subs	r1, r1, r0
 8000ace:	b2a4      	uxth	r4, r4
 8000ad0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ad4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ad8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000adc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae0:	458e      	cmp	lr, r1
 8000ae2:	d908      	bls.n	8000af6 <__udivmoddi4+0x1e2>
 8000ae4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ae8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aec:	d26c      	bcs.n	8000bc8 <__udivmoddi4+0x2b4>
 8000aee:	458e      	cmp	lr, r1
 8000af0:	d96a      	bls.n	8000bc8 <__udivmoddi4+0x2b4>
 8000af2:	3802      	subs	r0, #2
 8000af4:	4461      	add	r1, ip
 8000af6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000afa:	fba0 9402 	umull	r9, r4, r0, r2
 8000afe:	eba1 010e 	sub.w	r1, r1, lr
 8000b02:	42a1      	cmp	r1, r4
 8000b04:	46c8      	mov	r8, r9
 8000b06:	46a6      	mov	lr, r4
 8000b08:	d356      	bcc.n	8000bb8 <__udivmoddi4+0x2a4>
 8000b0a:	d053      	beq.n	8000bb4 <__udivmoddi4+0x2a0>
 8000b0c:	b15d      	cbz	r5, 8000b26 <__udivmoddi4+0x212>
 8000b0e:	ebb3 0208 	subs.w	r2, r3, r8
 8000b12:	eb61 010e 	sbc.w	r1, r1, lr
 8000b16:	fa01 f707 	lsl.w	r7, r1, r7
 8000b1a:	fa22 f306 	lsr.w	r3, r2, r6
 8000b1e:	40f1      	lsrs	r1, r6
 8000b20:	431f      	orrs	r7, r3
 8000b22:	e9c5 7100 	strd	r7, r1, [r5]
 8000b26:	2600      	movs	r6, #0
 8000b28:	4631      	mov	r1, r6
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	f1c2 0320 	rsb	r3, r2, #32
 8000b32:	40d8      	lsrs	r0, r3
 8000b34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b38:	fa21 f303 	lsr.w	r3, r1, r3
 8000b3c:	4091      	lsls	r1, r2
 8000b3e:	4301      	orrs	r1, r0
 8000b40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b44:	fa1f fe8c 	uxth.w	lr, ip
 8000b48:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b4c:	fb07 3610 	mls	r6, r7, r0, r3
 8000b50:	0c0b      	lsrs	r3, r1, #16
 8000b52:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b56:	fb00 f60e 	mul.w	r6, r0, lr
 8000b5a:	429e      	cmp	r6, r3
 8000b5c:	fa04 f402 	lsl.w	r4, r4, r2
 8000b60:	d908      	bls.n	8000b74 <__udivmoddi4+0x260>
 8000b62:	eb1c 0303 	adds.w	r3, ip, r3
 8000b66:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b6a:	d22f      	bcs.n	8000bcc <__udivmoddi4+0x2b8>
 8000b6c:	429e      	cmp	r6, r3
 8000b6e:	d92d      	bls.n	8000bcc <__udivmoddi4+0x2b8>
 8000b70:	3802      	subs	r0, #2
 8000b72:	4463      	add	r3, ip
 8000b74:	1b9b      	subs	r3, r3, r6
 8000b76:	b289      	uxth	r1, r1
 8000b78:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b7c:	fb07 3316 	mls	r3, r7, r6, r3
 8000b80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b84:	fb06 f30e 	mul.w	r3, r6, lr
 8000b88:	428b      	cmp	r3, r1
 8000b8a:	d908      	bls.n	8000b9e <__udivmoddi4+0x28a>
 8000b8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b90:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b94:	d216      	bcs.n	8000bc4 <__udivmoddi4+0x2b0>
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d914      	bls.n	8000bc4 <__udivmoddi4+0x2b0>
 8000b9a:	3e02      	subs	r6, #2
 8000b9c:	4461      	add	r1, ip
 8000b9e:	1ac9      	subs	r1, r1, r3
 8000ba0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ba4:	e738      	b.n	8000a18 <__udivmoddi4+0x104>
 8000ba6:	462e      	mov	r6, r5
 8000ba8:	4628      	mov	r0, r5
 8000baa:	e705      	b.n	80009b8 <__udivmoddi4+0xa4>
 8000bac:	4606      	mov	r6, r0
 8000bae:	e6e3      	b.n	8000978 <__udivmoddi4+0x64>
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	e6f8      	b.n	80009a6 <__udivmoddi4+0x92>
 8000bb4:	454b      	cmp	r3, r9
 8000bb6:	d2a9      	bcs.n	8000b0c <__udivmoddi4+0x1f8>
 8000bb8:	ebb9 0802 	subs.w	r8, r9, r2
 8000bbc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bc0:	3801      	subs	r0, #1
 8000bc2:	e7a3      	b.n	8000b0c <__udivmoddi4+0x1f8>
 8000bc4:	4646      	mov	r6, r8
 8000bc6:	e7ea      	b.n	8000b9e <__udivmoddi4+0x28a>
 8000bc8:	4620      	mov	r0, r4
 8000bca:	e794      	b.n	8000af6 <__udivmoddi4+0x1e2>
 8000bcc:	4640      	mov	r0, r8
 8000bce:	e7d1      	b.n	8000b74 <__udivmoddi4+0x260>
 8000bd0:	46d0      	mov	r8, sl
 8000bd2:	e77b      	b.n	8000acc <__udivmoddi4+0x1b8>
 8000bd4:	3b02      	subs	r3, #2
 8000bd6:	4461      	add	r1, ip
 8000bd8:	e732      	b.n	8000a40 <__udivmoddi4+0x12c>
 8000bda:	4630      	mov	r0, r6
 8000bdc:	e709      	b.n	80009f2 <__udivmoddi4+0xde>
 8000bde:	4464      	add	r4, ip
 8000be0:	3802      	subs	r0, #2
 8000be2:	e742      	b.n	8000a6a <__udivmoddi4+0x156>

08000be4 <__aeabi_idiv0>:
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <DC_Motor_Init>:
/*H-Bridge Connection */

u16 motor_speed;
static void DC_Motor_Init(void);
static void DC_Motor_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
	for(u8 i = 0;i<8;i++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	e014      	b.n	8000c1e <DC_Motor_Init+0x36>
	{
	GPIO_SetMode(MOTOR_PORT,i,OUTPUT);
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 f994 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetOutputMode(MOTOR_PORT, i, PUSH_PULL);
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2200      	movs	r2, #0
 8000c04:	4619      	mov	r1, r3
 8000c06:	2000      	movs	r0, #0
 8000c08:	f000 f9f6 	bl	8000ff8 <GPIO_SetOutputMode>
	GPIO_SetOutputSpeed(MOTOR_PORT, i, MEDIUM_SPEED);
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	2201      	movs	r2, #1
 8000c10:	4619      	mov	r1, r3
 8000c12:	2000      	movs	r0, #0
 8000c14:	f000 fa52 	bl	80010bc <GPIO_SetOutputSpeed>
	for(u8 i = 0;i<8;i++)
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	71fb      	strb	r3, [r7, #7]
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b07      	cmp	r3, #7
 8000c22:	d9e7      	bls.n	8000bf4 <DC_Motor_Init+0xc>
	}

}
 8000c24:	bf00      	nop
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <DCMOTOR_RotateCounterClockWise>:
void DCMOTOR_RotateCounterClockWise(Motor_Number motor)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
	DC_Motor_Init();
 8000c3a:	f7ff ffd5 	bl	8000be8 <DC_Motor_Init>

	switch (motor)
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d837      	bhi.n	8000cb4 <DCMOTOR_RotateCounterClockWise+0x84>
 8000c44:	a201      	add	r2, pc, #4	; (adr r2, 8000c4c <DCMOTOR_RotateCounterClockWise+0x1c>)
 8000c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c4a:	bf00      	nop
 8000c4c:	08000c5d 	.word	0x08000c5d
 8000c50:	08000c73 	.word	0x08000c73
 8000c54:	08000c89 	.word	0x08000c89
 8000c58:	08000c9f 	.word	0x08000c9f
	{
	case 0:
	GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN1,PIN_HIGH);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f000 fa93 	bl	800118c <GPIO_SetPinValue>
	GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN2, PIN_LOW);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2101      	movs	r1, #1
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f000 fa8e 	bl	800118c <GPIO_SetPinValue>
	break;
 8000c70:	e021      	b.n	8000cb6 <DCMOTOR_RotateCounterClockWise+0x86>
	case 1:
	GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN1,PIN_HIGH);
 8000c72:	2201      	movs	r2, #1
 8000c74:	2102      	movs	r1, #2
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 fa88 	bl	800118c <GPIO_SetPinValue>
	GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN2, PIN_LOW);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2103      	movs	r1, #3
 8000c80:	2000      	movs	r0, #0
 8000c82:	f000 fa83 	bl	800118c <GPIO_SetPinValue>
	break;
 8000c86:	e016      	b.n	8000cb6 <DCMOTOR_RotateCounterClockWise+0x86>
	case 2:
	GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN1,PIN_HIGH);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f000 fa7d 	bl	800118c <GPIO_SetPinValue>
	GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN2, PIN_LOW);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2105      	movs	r1, #5
 8000c96:	2000      	movs	r0, #0
 8000c98:	f000 fa78 	bl	800118c <GPIO_SetPinValue>

	break;
 8000c9c:	e00b      	b.n	8000cb6 <DCMOTOR_RotateCounterClockWise+0x86>
	case 3:
	GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN1,PIN_HIGH);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	2106      	movs	r1, #6
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f000 fa72 	bl	800118c <GPIO_SetPinValue>
	GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN2, PIN_LOW);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2107      	movs	r1, #7
 8000cac:	2000      	movs	r0, #0
 8000cae:	f000 fa6d 	bl	800118c <GPIO_SetPinValue>
	break;
 8000cb2:	e000      	b.n	8000cb6 <DCMOTOR_RotateCounterClockWise+0x86>
	default:
		break;
 8000cb4:	bf00      	nop
	}
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop

08000cc0 <DCMOTOR_RotateClockwise>:
void DCMOTOR_RotateClockwise(Motor_Number motor)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
	DC_Motor_Init();
 8000cca:	f7ff ff8d 	bl	8000be8 <DC_Motor_Init>
	switch (motor)
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	2b03      	cmp	r3, #3
 8000cd2:	d837      	bhi.n	8000d44 <DCMOTOR_RotateClockwise+0x84>
 8000cd4:	a201      	add	r2, pc, #4	; (adr r2, 8000cdc <DCMOTOR_RotateClockwise+0x1c>)
 8000cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cda:	bf00      	nop
 8000cdc:	08000ced 	.word	0x08000ced
 8000ce0:	08000d03 	.word	0x08000d03
 8000ce4:	08000d19 	.word	0x08000d19
 8000ce8:	08000d2f 	.word	0x08000d2f
	{
	case 0:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN1,PIN_LOW);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f000 fa4b 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN2, PIN_HIGH);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 fa46 	bl	800118c <GPIO_SetPinValue>
	break;
 8000d00:	e021      	b.n	8000d46 <DCMOTOR_RotateClockwise+0x86>
	case 1:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN1,PIN_LOW);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2102      	movs	r1, #2
 8000d06:	2000      	movs	r0, #0
 8000d08:	f000 fa40 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN2, PIN_HIGH);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	2103      	movs	r1, #3
 8000d10:	2000      	movs	r0, #0
 8000d12:	f000 fa3b 	bl	800118c <GPIO_SetPinValue>
	break;
 8000d16:	e016      	b.n	8000d46 <DCMOTOR_RotateClockwise+0x86>
	case 2:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN1,PIN_LOW);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f000 fa35 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN2, PIN_HIGH);
 8000d22:	2201      	movs	r2, #1
 8000d24:	2105      	movs	r1, #5
 8000d26:	2000      	movs	r0, #0
 8000d28:	f000 fa30 	bl	800118c <GPIO_SetPinValue>
	break;
 8000d2c:	e00b      	b.n	8000d46 <DCMOTOR_RotateClockwise+0x86>
	case 3:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN1,PIN_LOW);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2106      	movs	r1, #6
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 fa2a 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN2, PIN_HIGH);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2107      	movs	r1, #7
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f000 fa25 	bl	800118c <GPIO_SetPinValue>
	break;
 8000d42:	e000      	b.n	8000d46 <DCMOTOR_RotateClockwise+0x86>
	default:
		break;
 8000d44:	bf00      	nop
	}
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop

08000d50 <DCMOTOR_Stop>:
void DCMOTOR_Stop(Motor_Number motor)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
	DC_Motor_Init();
 8000d5a:	f7ff ff45 	bl	8000be8 <DC_Motor_Init>
	switch(motor)
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	d837      	bhi.n	8000dd4 <DCMOTOR_Stop+0x84>
 8000d64:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <DCMOTOR_Stop+0x1c>)
 8000d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6a:	bf00      	nop
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d93 	.word	0x08000d93
 8000d74:	08000da9 	.word	0x08000da9
 8000d78:	08000dbf 	.word	0x08000dbf
	{
	case 0:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN1,PIN_LOW);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	2000      	movs	r0, #0
 8000d82:	f000 fa03 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR1_PIN2,PIN_LOW);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2101      	movs	r1, #1
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f000 f9fe 	bl	800118c <GPIO_SetPinValue>
	break;
 8000d90:	e021      	b.n	8000dd6 <DCMOTOR_Stop+0x86>
	case 1:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN1,PIN_LOW);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2102      	movs	r1, #2
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 f9f8 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR2_PIN2,PIN_LOW);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2103      	movs	r1, #3
 8000da0:	2000      	movs	r0, #0
 8000da2:	f000 f9f3 	bl	800118c <GPIO_SetPinValue>
	break;
 8000da6:	e016      	b.n	8000dd6 <DCMOTOR_Stop+0x86>
	case 2:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN1,PIN_LOW);
 8000da8:	2200      	movs	r2, #0
 8000daa:	2104      	movs	r1, #4
 8000dac:	2000      	movs	r0, #0
 8000dae:	f000 f9ed 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR3_PIN2,PIN_LOW);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2105      	movs	r1, #5
 8000db6:	2000      	movs	r0, #0
 8000db8:	f000 f9e8 	bl	800118c <GPIO_SetPinValue>
	break;
 8000dbc:	e00b      	b.n	8000dd6 <DCMOTOR_Stop+0x86>
	case 3:
		GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN1,PIN_LOW);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2106      	movs	r1, #6
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f000 f9e2 	bl	800118c <GPIO_SetPinValue>
		GPIO_SetPinValue(MOTOR_PORT,MOTOR4_PIN2,PIN_LOW);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2107      	movs	r1, #7
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f000 f9dd 	bl	800118c <GPIO_SetPinValue>
	break;
 8000dd2:	e000      	b.n	8000dd6 <DCMOTOR_Stop+0x86>
	default:
		break;
 8000dd4:	bf00      	nop
	}
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop

08000de0 <RCC_VInit>:
#include<MRCC_Cfg.h>
/***************************************************************************************************************************/
				/*****A Function To Initialize The System Clock State*****/
/***************************************************************************************************************************/
void RCC_VInit(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
	/*choose internal or external clock source for the system*/
#if	SYSTEM_CLK	== HSI_Clk
	SET_BIT(RCC->RCC_CR,HSI_ON);
 8000de4:	4b0f      	ldr	r3, [pc, #60]	; (8000e24 <RCC_VInit+0x44>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <RCC_VInit+0x44>)
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6013      	str	r3, [r2, #0]
	/*wait for flag */
	while(!GET_BIT(RCC->RCC_CR,HSI_RDY));		// while not equal one
 8000df0:	bf00      	nop
 8000df2:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <RCC_VInit+0x44>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	085b      	lsrs	r3, r3, #1
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0f8      	beq.n	8000df2 <RCC_VInit+0x12>
	/*Select System Clock */
	RCC->RCC_CFGR = (RCC->RCC_CFGR & RCC_CFGR_MASK) | (SW_CLK);
 8000e00:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <RCC_VInit+0x44>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <RCC_VInit+0x44>)
 8000e06:	f023 0303 	bic.w	r3, r3, #3
 8000e0a:	6093      	str	r3, [r2, #8]
#endif
	//BYPASS PIN
#if HSE_TYPE == External_Clk
		CLR_BIT(RCC->RCC_CR,HSE_BYP);
#elif HSE_TYPE == RC_Clk
		SET_BIT(RCC->RCC_CR,HSE_BYP);
 8000e0c:	4b05      	ldr	r3, [pc, #20]	; (8000e24 <RCC_VInit+0x44>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <RCC_VInit+0x44>)
 8000e12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e16:	6013      	str	r3, [r2, #0]
#else
	#error"Undefined Clk Type";
#endif
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800

08000e28 <RCC_VEnableClkPeripheral>:
/***************************************************************************************************************************/
				/*****A Function To Enable The Peripherals Clock*****/
/***************************************************************************************************************************/
void RCC_VEnableClkPeripheral(Base_Type Copy_AddressBus,u8 Copy_u8Peripheral)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
	switch(Copy_AddressBus)
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	2b07      	cmp	r3, #7
 8000e3c:	d86a      	bhi.n	8000f14 <RCC_VEnableClkPeripheral+0xec>
 8000e3e:	a201      	add	r2, pc, #4	; (adr r2, 8000e44 <RCC_VEnableClkPeripheral+0x1c>)
 8000e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e44:	08000e65 	.word	0x08000e65
 8000e48:	08000e7b 	.word	0x08000e7b
 8000e4c:	08000e91 	.word	0x08000e91
 8000e50:	08000ea7 	.word	0x08000ea7
 8000e54:	08000ebd 	.word	0x08000ebd
 8000e58:	08000ed3 	.word	0x08000ed3
 8000e5c:	08000ee9 	.word	0x08000ee9
 8000e60:	08000eff 	.word	0x08000eff
		{
		case AHB1ENR:
			SET_BIT(RCC->RCC_AHB1ENR,Copy_u8Peripheral);
 8000e64:	4b2f      	ldr	r3, [pc, #188]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e68:	79ba      	ldrb	r2, [r7, #6]
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e70:	4611      	mov	r1, r2
 8000e72:	4a2c      	ldr	r2, [pc, #176]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000e74:	430b      	orrs	r3, r1
 8000e76:	6313      	str	r3, [r2, #48]	; 0x30
			break;
 8000e78:	e04d      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case AHB2ENR:
			SET_BIT(RCC->RCC_AHB2ENR,Copy_u8Peripheral);
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e7e:	79ba      	ldrb	r2, [r7, #6]
 8000e80:	2101      	movs	r1, #1
 8000e82:	fa01 f202 	lsl.w	r2, r1, r2
 8000e86:	4611      	mov	r1, r2
 8000e88:	4a26      	ldr	r2, [pc, #152]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8000e8e:	e042      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case APB1ENR:
			SET_BIT(RCC->RCC_APB1ENR,Copy_u8Peripheral) ;
 8000e90:	4b24      	ldr	r3, [pc, #144]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	79ba      	ldrb	r2, [r7, #6]
 8000e96:	2101      	movs	r1, #1
 8000e98:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9c:	4611      	mov	r1, r2
 8000e9e:	4a21      	ldr	r2, [pc, #132]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ea0:	430b      	orrs	r3, r1
 8000ea2:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 8000ea4:	e037      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case APB2ENR:
			SET_BIT(RCC->RCC_APB2ENR,Copy_u8Peripheral) ;
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eaa:	79ba      	ldrb	r2, [r7, #6]
 8000eac:	2101      	movs	r1, #1
 8000eae:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4a1b      	ldr	r2, [pc, #108]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000eb6:	430b      	orrs	r3, r1
 8000eb8:	6453      	str	r3, [r2, #68]	; 0x44
			break;
 8000eba:	e02c      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case AHB1LPENR:
			SET_BIT(RCC->RCC_AHB1LPENR,Copy_u8Peripheral) ;
 8000ebc:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000ec0:	79ba      	ldrb	r2, [r7, #6]
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4a16      	ldr	r2, [pc, #88]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	6513      	str	r3, [r2, #80]	; 0x50
			break;
 8000ed0:	e021      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case AHB2LPENR:
			SET_BIT(RCC->RCC_AHB2LPENR,Copy_u8Peripheral);
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ed6:	79ba      	ldrb	r2, [r7, #6]
 8000ed8:	2101      	movs	r1, #1
 8000eda:	fa01 f202 	lsl.w	r2, r1, r2
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4a10      	ldr	r2, [pc, #64]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 8000ee6:	e016      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case APB1LPENR:
			SET_BIT(RCC->RCC_APB1LPENR,Copy_u8Peripheral) ;
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eec:	79ba      	ldrb	r2, [r7, #6]
 8000eee:	2101      	movs	r1, #1
 8000ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef4:	4611      	mov	r1, r2
 8000ef6:	4a0b      	ldr	r2, [pc, #44]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	6613      	str	r3, [r2, #96]	; 0x60
			break;
 8000efc:	e00b      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		case APB2LPENR:
			SET_BIT(RCC->RCC_APB2LPENR,Copy_u8Peripheral) ;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000f00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f02:	79ba      	ldrb	r2, [r7, #6]
 8000f04:	2101      	movs	r1, #1
 8000f06:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0a:	4611      	mov	r1, r2
 8000f0c:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <RCC_VEnableClkPeripheral+0xfc>)
 8000f0e:	430b      	orrs	r3, r1
 8000f10:	6653      	str	r3, [r2, #100]	; 0x64
			break;
 8000f12:	e000      	b.n	8000f16 <RCC_VEnableClkPeripheral+0xee>
		default:
			break;
 8000f14:	bf00      	nop

		}
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800

08000f28 <GPIO_SetMode>:

/***************************************************************************************************************************/
						/*****This Function To Set The GPIO Port Mode*****/
/***************************************************************************************************************************/
void GPIO_SetMode(PORT_t Port,PIN_Number Pin,Mode_t Mode)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
 8000f32:	460b      	mov	r3, r1
 8000f34:	71bb      	strb	r3, [r7, #6]
 8000f36:	4613      	mov	r3, r2
 8000f38:	717b      	strb	r3, [r7, #5]

	switch(Port)
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	d036      	beq.n	8000fae <GPIO_SetMode+0x86>
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	dc4c      	bgt.n	8000fde <GPIO_SetMode+0xb6>
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d002      	beq.n	8000f4e <GPIO_SetMode+0x26>
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d018      	beq.n	8000f7e <GPIO_SetMode+0x56>
	case PORTC:
		GPIOC->MODER	&=~ (MODE_MUSK <<(Pin*MODE_BIT_ACCESS));
		GPIOC->MODER  	|=  (Mode<<(Pin*MODE_BIT_ACCESS));
		break;
	default:
		break;
 8000f4c:	e047      	b.n	8000fde <GPIO_SetMode+0xb6>
		GPIOA->MODER	&=~ (MODE_MUSK <<(Pin*MODE_BIT_ACCESS));		// BIT MASK
 8000f4e:	4b27      	ldr	r3, [pc, #156]	; (8000fec <GPIO_SetMode+0xc4>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	79ba      	ldrb	r2, [r7, #6]
 8000f54:	0052      	lsls	r2, r2, #1
 8000f56:	2103      	movs	r1, #3
 8000f58:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5c:	43d2      	mvns	r2, r2
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4a22      	ldr	r2, [pc, #136]	; (8000fec <GPIO_SetMode+0xc4>)
 8000f62:	400b      	ands	r3, r1
 8000f64:	6013      	str	r3, [r2, #0]
		GPIOA->MODER  	|=  (Mode<<(Pin*MODE_BIT_ACCESS));				//set the bit mode
 8000f66:	4b21      	ldr	r3, [pc, #132]	; (8000fec <GPIO_SetMode+0xc4>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	7979      	ldrb	r1, [r7, #5]
 8000f6c:	79ba      	ldrb	r2, [r7, #6]
 8000f6e:	0052      	lsls	r2, r2, #1
 8000f70:	fa01 f202 	lsl.w	r2, r1, r2
 8000f74:	4611      	mov	r1, r2
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <GPIO_SetMode+0xc4>)
 8000f78:	430b      	orrs	r3, r1
 8000f7a:	6013      	str	r3, [r2, #0]
		break;
 8000f7c:	e030      	b.n	8000fe0 <GPIO_SetMode+0xb8>
		GPIOB->MODER	&=~ (MODE_MUSK <<(Pin*MODE_BIT_ACCESS));
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <GPIO_SetMode+0xc8>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	79ba      	ldrb	r2, [r7, #6]
 8000f84:	0052      	lsls	r2, r2, #1
 8000f86:	2103      	movs	r1, #3
 8000f88:	fa01 f202 	lsl.w	r2, r1, r2
 8000f8c:	43d2      	mvns	r2, r2
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <GPIO_SetMode+0xc8>)
 8000f92:	400b      	ands	r3, r1
 8000f94:	6013      	str	r3, [r2, #0]
		GPIOB->MODER  	|=  (Mode<<(Pin*MODE_BIT_ACCESS));
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <GPIO_SetMode+0xc8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	7979      	ldrb	r1, [r7, #5]
 8000f9c:	79ba      	ldrb	r2, [r7, #6]
 8000f9e:	0052      	lsls	r2, r2, #1
 8000fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <GPIO_SetMode+0xc8>)
 8000fa8:	430b      	orrs	r3, r1
 8000faa:	6013      	str	r3, [r2, #0]
		break;
 8000fac:	e018      	b.n	8000fe0 <GPIO_SetMode+0xb8>
		GPIOC->MODER	&=~ (MODE_MUSK <<(Pin*MODE_BIT_ACCESS));
 8000fae:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <GPIO_SetMode+0xcc>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	79ba      	ldrb	r2, [r7, #6]
 8000fb4:	0052      	lsls	r2, r2, #1
 8000fb6:	2103      	movs	r1, #3
 8000fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fbc:	43d2      	mvns	r2, r2
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4a0c      	ldr	r2, [pc, #48]	; (8000ff4 <GPIO_SetMode+0xcc>)
 8000fc2:	400b      	ands	r3, r1
 8000fc4:	6013      	str	r3, [r2, #0]
		GPIOC->MODER  	|=  (Mode<<(Pin*MODE_BIT_ACCESS));
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	; (8000ff4 <GPIO_SetMode+0xcc>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	7979      	ldrb	r1, [r7, #5]
 8000fcc:	79ba      	ldrb	r2, [r7, #6]
 8000fce:	0052      	lsls	r2, r2, #1
 8000fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <GPIO_SetMode+0xcc>)
 8000fd8:	430b      	orrs	r3, r1
 8000fda:	6013      	str	r3, [r2, #0]
		break;
 8000fdc:	e000      	b.n	8000fe0 <GPIO_SetMode+0xb8>
		break;
 8000fde:	bf00      	nop


	}

}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	40020000 	.word	0x40020000
 8000ff0:	40020400 	.word	0x40020400
 8000ff4:	40020800 	.word	0x40020800

08000ff8 <GPIO_SetOutputMode>:
/***************************************************************************************************************************/
		/*****This Function To Set The Output GPIO Port Pin Mode  Open Drain , The Default(push_pull)*****/
/***************************************************************************************************************************/
void GPIO_SetOutputMode(PORT_t Port,PIN_Number Pin,OUTPUT_t Omode)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
 8001002:	460b      	mov	r3, r1
 8001004:	71bb      	strb	r3, [r7, #6]
 8001006:	4613      	mov	r3, r2
 8001008:	717b      	strb	r3, [r7, #5]

	switch(Port)
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d032      	beq.n	8001076 <GPIO_SetOutputMode+0x7e>
 8001010:	2b02      	cmp	r3, #2
 8001012:	dc46      	bgt.n	80010a2 <GPIO_SetOutputMode+0xaa>
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <GPIO_SetOutputMode+0x26>
 8001018:	2b01      	cmp	r3, #1
 800101a:	d016      	beq.n	800104a <GPIO_SetOutputMode+0x52>
	case PORTC:
		GPIOC->OTYPER	&=~ (1<<(Pin));
		GPIOC->OTYPER  	|=  (Omode<<(Pin));
		break;
	default:
		break;
 800101c:	e041      	b.n	80010a2 <GPIO_SetOutputMode+0xaa>
		GPIOA->OTYPER	&=~ (1<<(Pin));			//clear bits
 800101e:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <GPIO_SetOutputMode+0xb8>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	79ba      	ldrb	r2, [r7, #6]
 8001024:	2101      	movs	r1, #1
 8001026:	fa01 f202 	lsl.w	r2, r1, r2
 800102a:	43d2      	mvns	r2, r2
 800102c:	4611      	mov	r1, r2
 800102e:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <GPIO_SetOutputMode+0xb8>)
 8001030:	400b      	ands	r3, r1
 8001032:	6053      	str	r3, [r2, #4]
		GPIOA->OTYPER 	|=  (Omode<<(Pin));				//set the bit mode
 8001034:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <GPIO_SetOutputMode+0xb8>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	7979      	ldrb	r1, [r7, #5]
 800103a:	79ba      	ldrb	r2, [r7, #6]
 800103c:	fa01 f202 	lsl.w	r2, r1, r2
 8001040:	4611      	mov	r1, r2
 8001042:	4a1b      	ldr	r2, [pc, #108]	; (80010b0 <GPIO_SetOutputMode+0xb8>)
 8001044:	430b      	orrs	r3, r1
 8001046:	6053      	str	r3, [r2, #4]
		break;
 8001048:	e02c      	b.n	80010a4 <GPIO_SetOutputMode+0xac>
		GPIOB->OTYPER	&=~ (1<<(Pin));
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <GPIO_SetOutputMode+0xbc>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	79ba      	ldrb	r2, [r7, #6]
 8001050:	2101      	movs	r1, #1
 8001052:	fa01 f202 	lsl.w	r2, r1, r2
 8001056:	43d2      	mvns	r2, r2
 8001058:	4611      	mov	r1, r2
 800105a:	4a16      	ldr	r2, [pc, #88]	; (80010b4 <GPIO_SetOutputMode+0xbc>)
 800105c:	400b      	ands	r3, r1
 800105e:	6053      	str	r3, [r2, #4]
		GPIOB->OTYPER 	|=  (Omode<<(Pin));
 8001060:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <GPIO_SetOutputMode+0xbc>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	7979      	ldrb	r1, [r7, #5]
 8001066:	79ba      	ldrb	r2, [r7, #6]
 8001068:	fa01 f202 	lsl.w	r2, r1, r2
 800106c:	4611      	mov	r1, r2
 800106e:	4a11      	ldr	r2, [pc, #68]	; (80010b4 <GPIO_SetOutputMode+0xbc>)
 8001070:	430b      	orrs	r3, r1
 8001072:	6053      	str	r3, [r2, #4]
		break;
 8001074:	e016      	b.n	80010a4 <GPIO_SetOutputMode+0xac>
		GPIOC->OTYPER	&=~ (1<<(Pin));
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <GPIO_SetOutputMode+0xc0>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	79ba      	ldrb	r2, [r7, #6]
 800107c:	2101      	movs	r1, #1
 800107e:	fa01 f202 	lsl.w	r2, r1, r2
 8001082:	43d2      	mvns	r2, r2
 8001084:	4611      	mov	r1, r2
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <GPIO_SetOutputMode+0xc0>)
 8001088:	400b      	ands	r3, r1
 800108a:	6053      	str	r3, [r2, #4]
		GPIOC->OTYPER  	|=  (Omode<<(Pin));
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <GPIO_SetOutputMode+0xc0>)
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	7979      	ldrb	r1, [r7, #5]
 8001092:	79ba      	ldrb	r2, [r7, #6]
 8001094:	fa01 f202 	lsl.w	r2, r1, r2
 8001098:	4611      	mov	r1, r2
 800109a:	4a07      	ldr	r2, [pc, #28]	; (80010b8 <GPIO_SetOutputMode+0xc0>)
 800109c:	430b      	orrs	r3, r1
 800109e:	6053      	str	r3, [r2, #4]
		break;
 80010a0:	e000      	b.n	80010a4 <GPIO_SetOutputMode+0xac>
		break;
 80010a2:	bf00      	nop
	}
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020400 	.word	0x40020400
 80010b8:	40020800 	.word	0x40020800

080010bc <GPIO_SetOutputSpeed>:
/***************************************************************************************************************************/
		/*****To Set The Output GPIO Port Pin Speed LOW SPEED, MEDIUM ,HIGH_SPEED,VERY_HIGH_SPEED*****/
/***************************************************************************************************************************/
void GPIO_SetOutputSpeed(PORT_t Port,PIN_Number Pin,OUTPUTSpeed_t O_Speed)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	460b      	mov	r3, r1
 80010c8:	71bb      	strb	r3, [r7, #6]
 80010ca:	4613      	mov	r3, r2
 80010cc:	717b      	strb	r3, [r7, #5]
	switch(Port)
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d036      	beq.n	8001142 <GPIO_SetOutputSpeed+0x86>
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	dc4c      	bgt.n	8001172 <GPIO_SetOutputSpeed+0xb6>
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d002      	beq.n	80010e2 <GPIO_SetOutputSpeed+0x26>
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d018      	beq.n	8001112 <GPIO_SetOutputSpeed+0x56>
	case PORTC:
		GPIOC->OSPEEDR	&=~ (SPEED_MUSK  <<(Pin*SPEED_BIT_ACCESS));
		GPIOC->OSPEEDR  |=  (O_Speed<<(Pin*SPEED_BIT_ACCESS));
		break;
	default:
		break;
 80010e0:	e047      	b.n	8001172 <GPIO_SetOutputSpeed+0xb6>
		GPIOA->OSPEEDR	&=~ (SPEED_MUSK <<(Pin*SPEED_BIT_ACCESS));			//clear bits
 80010e2:	4b27      	ldr	r3, [pc, #156]	; (8001180 <GPIO_SetOutputSpeed+0xc4>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	79ba      	ldrb	r2, [r7, #6]
 80010e8:	0052      	lsls	r2, r2, #1
 80010ea:	2103      	movs	r1, #3
 80010ec:	fa01 f202 	lsl.w	r2, r1, r2
 80010f0:	43d2      	mvns	r2, r2
 80010f2:	4611      	mov	r1, r2
 80010f4:	4a22      	ldr	r2, [pc, #136]	; (8001180 <GPIO_SetOutputSpeed+0xc4>)
 80010f6:	400b      	ands	r3, r1
 80010f8:	6093      	str	r3, [r2, #8]
		GPIOA->OSPEEDR 	|=  (O_Speed<<(Pin*SPEED_BIT_ACCESS));				//set the bit mode
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <GPIO_SetOutputSpeed+0xc4>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	7979      	ldrb	r1, [r7, #5]
 8001100:	79ba      	ldrb	r2, [r7, #6]
 8001102:	0052      	lsls	r2, r2, #1
 8001104:	fa01 f202 	lsl.w	r2, r1, r2
 8001108:	4611      	mov	r1, r2
 800110a:	4a1d      	ldr	r2, [pc, #116]	; (8001180 <GPIO_SetOutputSpeed+0xc4>)
 800110c:	430b      	orrs	r3, r1
 800110e:	6093      	str	r3, [r2, #8]
		break;
 8001110:	e030      	b.n	8001174 <GPIO_SetOutputSpeed+0xb8>
		GPIOB->OSPEEDR	&=~ (SPEED_MUSK  <<(Pin*SPEED_BIT_ACCESS));
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <GPIO_SetOutputSpeed+0xc8>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	79ba      	ldrb	r2, [r7, #6]
 8001118:	0052      	lsls	r2, r2, #1
 800111a:	2103      	movs	r1, #3
 800111c:	fa01 f202 	lsl.w	r2, r1, r2
 8001120:	43d2      	mvns	r2, r2
 8001122:	4611      	mov	r1, r2
 8001124:	4a17      	ldr	r2, [pc, #92]	; (8001184 <GPIO_SetOutputSpeed+0xc8>)
 8001126:	400b      	ands	r3, r1
 8001128:	6093      	str	r3, [r2, #8]
		GPIOB->OSPEEDR  |=  (O_Speed<<(Pin*SPEED_BIT_ACCESS));
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <GPIO_SetOutputSpeed+0xc8>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	7979      	ldrb	r1, [r7, #5]
 8001130:	79ba      	ldrb	r2, [r7, #6]
 8001132:	0052      	lsls	r2, r2, #1
 8001134:	fa01 f202 	lsl.w	r2, r1, r2
 8001138:	4611      	mov	r1, r2
 800113a:	4a12      	ldr	r2, [pc, #72]	; (8001184 <GPIO_SetOutputSpeed+0xc8>)
 800113c:	430b      	orrs	r3, r1
 800113e:	6093      	str	r3, [r2, #8]
		break;
 8001140:	e018      	b.n	8001174 <GPIO_SetOutputSpeed+0xb8>
		GPIOC->OSPEEDR	&=~ (SPEED_MUSK  <<(Pin*SPEED_BIT_ACCESS));
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <GPIO_SetOutputSpeed+0xcc>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	79ba      	ldrb	r2, [r7, #6]
 8001148:	0052      	lsls	r2, r2, #1
 800114a:	2103      	movs	r1, #3
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	43d2      	mvns	r2, r2
 8001152:	4611      	mov	r1, r2
 8001154:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <GPIO_SetOutputSpeed+0xcc>)
 8001156:	400b      	ands	r3, r1
 8001158:	6093      	str	r3, [r2, #8]
		GPIOC->OSPEEDR  |=  (O_Speed<<(Pin*SPEED_BIT_ACCESS));
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <GPIO_SetOutputSpeed+0xcc>)
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	7979      	ldrb	r1, [r7, #5]
 8001160:	79ba      	ldrb	r2, [r7, #6]
 8001162:	0052      	lsls	r2, r2, #1
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	4611      	mov	r1, r2
 800116a:	4a07      	ldr	r2, [pc, #28]	; (8001188 <GPIO_SetOutputSpeed+0xcc>)
 800116c:	430b      	orrs	r3, r1
 800116e:	6093      	str	r3, [r2, #8]
		break;
 8001170:	e000      	b.n	8001174 <GPIO_SetOutputSpeed+0xb8>
		break;
 8001172:	bf00      	nop


	}
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	40020000 	.word	0x40020000
 8001184:	40020400 	.word	0x40020400
 8001188:	40020800 	.word	0x40020800

0800118c <GPIO_SetPinValue>:
/***************************************************************************************************************************/
							/*****To Set The GPIO Port Pin Value Is High Or Low*****/
/***************************************************************************************************************************/
void GPIO_SetPinValue(PORT_t Port,PIN_Number Pin,PIN_Value P_Value)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	717b      	strb	r3, [r7, #5]
	switch(Port)
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d032      	beq.n	800120a <GPIO_SetPinValue+0x7e>
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	dc46      	bgt.n	8001236 <GPIO_SetPinValue+0xaa>
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d002      	beq.n	80011b2 <GPIO_SetPinValue+0x26>
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d016      	beq.n	80011de <GPIO_SetPinValue+0x52>
		case PORTC:
			GPIOC->ODR	&=~ (1<<(Pin));
			GPIOC->ODR  |=  (P_Value<<(Pin));
			break;
		default:
			break;
 80011b0:	e041      	b.n	8001236 <GPIO_SetPinValue+0xaa>
			GPIOA->ODR	&=~ (1<<(Pin));			//clear bits
 80011b2:	4b24      	ldr	r3, [pc, #144]	; (8001244 <GPIO_SetPinValue+0xb8>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	79ba      	ldrb	r2, [r7, #6]
 80011b8:	2101      	movs	r1, #1
 80011ba:	fa01 f202 	lsl.w	r2, r1, r2
 80011be:	43d2      	mvns	r2, r2
 80011c0:	4611      	mov	r1, r2
 80011c2:	4a20      	ldr	r2, [pc, #128]	; (8001244 <GPIO_SetPinValue+0xb8>)
 80011c4:	400b      	ands	r3, r1
 80011c6:	6153      	str	r3, [r2, #20]
			GPIOA->ODR 	|=  (P_Value<<(Pin));				//set the bit mode
 80011c8:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <GPIO_SetPinValue+0xb8>)
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	7979      	ldrb	r1, [r7, #5]
 80011ce:	79ba      	ldrb	r2, [r7, #6]
 80011d0:	fa01 f202 	lsl.w	r2, r1, r2
 80011d4:	4611      	mov	r1, r2
 80011d6:	4a1b      	ldr	r2, [pc, #108]	; (8001244 <GPIO_SetPinValue+0xb8>)
 80011d8:	430b      	orrs	r3, r1
 80011da:	6153      	str	r3, [r2, #20]
			break;
 80011dc:	e02c      	b.n	8001238 <GPIO_SetPinValue+0xac>
			GPIOB->ODR	&=~ (1<<(Pin));
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <GPIO_SetPinValue+0xbc>)
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	79ba      	ldrb	r2, [r7, #6]
 80011e4:	2101      	movs	r1, #1
 80011e6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ea:	43d2      	mvns	r2, r2
 80011ec:	4611      	mov	r1, r2
 80011ee:	4a16      	ldr	r2, [pc, #88]	; (8001248 <GPIO_SetPinValue+0xbc>)
 80011f0:	400b      	ands	r3, r1
 80011f2:	6153      	str	r3, [r2, #20]
			GPIOB->ODR 	|=  (P_Value<<(Pin));
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <GPIO_SetPinValue+0xbc>)
 80011f6:	695b      	ldr	r3, [r3, #20]
 80011f8:	7979      	ldrb	r1, [r7, #5]
 80011fa:	79ba      	ldrb	r2, [r7, #6]
 80011fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001200:	4611      	mov	r1, r2
 8001202:	4a11      	ldr	r2, [pc, #68]	; (8001248 <GPIO_SetPinValue+0xbc>)
 8001204:	430b      	orrs	r3, r1
 8001206:	6153      	str	r3, [r2, #20]
			break;
 8001208:	e016      	b.n	8001238 <GPIO_SetPinValue+0xac>
			GPIOC->ODR	&=~ (1<<(Pin));
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <GPIO_SetPinValue+0xc0>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	79ba      	ldrb	r2, [r7, #6]
 8001210:	2101      	movs	r1, #1
 8001212:	fa01 f202 	lsl.w	r2, r1, r2
 8001216:	43d2      	mvns	r2, r2
 8001218:	4611      	mov	r1, r2
 800121a:	4a0c      	ldr	r2, [pc, #48]	; (800124c <GPIO_SetPinValue+0xc0>)
 800121c:	400b      	ands	r3, r1
 800121e:	6153      	str	r3, [r2, #20]
			GPIOC->ODR  |=  (P_Value<<(Pin));
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <GPIO_SetPinValue+0xc0>)
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	7979      	ldrb	r1, [r7, #5]
 8001226:	79ba      	ldrb	r2, [r7, #6]
 8001228:	fa01 f202 	lsl.w	r2, r1, r2
 800122c:	4611      	mov	r1, r2
 800122e:	4a07      	ldr	r2, [pc, #28]	; (800124c <GPIO_SetPinValue+0xc0>)
 8001230:	430b      	orrs	r3, r1
 8001232:	6153      	str	r3, [r2, #20]
			break;
 8001234:	e000      	b.n	8001238 <GPIO_SetPinValue+0xac>
			break;
 8001236:	bf00      	nop
		}
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	40020000 	.word	0x40020000
 8001248:	40020400 	.word	0x40020400
 800124c:	40020800 	.word	0x40020800

08001250 <GPIO_SetAlternateFunc>:
}
/***************************************************************************************************************************/
					/****To Set The GPIO Port Pin ALTERNATE FUNCTION MODE *****/
/***************************************************************************************************************************/
void GPIO_SetAlternateFunc(PORT_t Port,PIN_Number Pin,AlterFunc_Number AF_Number)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	460b      	mov	r3, r1
 800125c:	71bb      	strb	r3, [r7, #6]
 800125e:	4613      	mov	r3, r2
 8001260:	717b      	strb	r3, [r7, #5]
	u8 REG_Number = Pin / 8;
 8001262:	79bb      	ldrb	r3, [r7, #6]
 8001264:	08db      	lsrs	r3, r3, #3
 8001266:	73fb      	strb	r3, [r7, #15]
	u8 Bit_Number = (Pin % 8);
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	73bb      	strb	r3, [r7, #14]
	switch(Port)
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d04e      	beq.n	8001314 <GPIO_SetAlternateFunc+0xc4>
 8001276:	2b02      	cmp	r3, #2
 8001278:	dc70      	bgt.n	800135c <GPIO_SetAlternateFunc+0x10c>
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <GPIO_SetAlternateFunc+0x34>
 800127e:	2b01      	cmp	r3, #1
 8001280:	d024      	beq.n	80012cc <GPIO_SetAlternateFunc+0x7c>
	case PORTC:
		GPIOC->AFR[REG_Number] &=~(AFR_MUSK<<Bit_Number*AFR_BIT_ACCESS);
		GPIOC->AFR[REG_Number] |=( AF_Number<<Bit_Number*AFR_BIT_ACCESS);
		break;
	}
}
 8001282:	e06b      	b.n	800135c <GPIO_SetAlternateFunc+0x10c>
		GPIOA->AFR[REG_Number] &=~(AFR_MUSK<<Bit_Number*AFR_BIT_ACCESS);
 8001284:	4a38      	ldr	r2, [pc, #224]	; (8001368 <GPIO_SetAlternateFunc+0x118>)
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	3308      	adds	r3, #8
 800128a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800128e:	7bbb      	ldrb	r3, [r7, #14]
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	210f      	movs	r1, #15
 8001294:	fa01 f303 	lsl.w	r3, r1, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	4618      	mov	r0, r3
 800129c:	4932      	ldr	r1, [pc, #200]	; (8001368 <GPIO_SetAlternateFunc+0x118>)
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	4002      	ands	r2, r0
 80012a2:	3308      	adds	r3, #8
 80012a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		GPIOA->AFR[REG_Number] |=(AF_Number<<Bit_Number*AFR_BIT_ACCESS);
 80012a8:	4a2f      	ldr	r2, [pc, #188]	; (8001368 <GPIO_SetAlternateFunc+0x118>)
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	3308      	adds	r3, #8
 80012ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012b2:	7979      	ldrb	r1, [r7, #5]
 80012b4:	7bbb      	ldrb	r3, [r7, #14]
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	fa01 f303 	lsl.w	r3, r1, r3
 80012bc:	4618      	mov	r0, r3
 80012be:	492a      	ldr	r1, [pc, #168]	; (8001368 <GPIO_SetAlternateFunc+0x118>)
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	4302      	orrs	r2, r0
 80012c4:	3308      	adds	r3, #8
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 80012ca:	e047      	b.n	800135c <GPIO_SetAlternateFunc+0x10c>
		GPIOB->AFR[REG_Number] &=~(AFR_MUSK<<Bit_Number*AFR_BIT_ACCESS);
 80012cc:	4a27      	ldr	r2, [pc, #156]	; (800136c <GPIO_SetAlternateFunc+0x11c>)
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	3308      	adds	r3, #8
 80012d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	210f      	movs	r1, #15
 80012dc:	fa01 f303 	lsl.w	r3, r1, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	4921      	ldr	r1, [pc, #132]	; (800136c <GPIO_SetAlternateFunc+0x11c>)
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	4002      	ands	r2, r0
 80012ea:	3308      	adds	r3, #8
 80012ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		GPIOB->AFR[REG_Number] |=( AF_Number<<Bit_Number*AFR_BIT_ACCESS);
 80012f0:	4a1e      	ldr	r2, [pc, #120]	; (800136c <GPIO_SetAlternateFunc+0x11c>)
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	3308      	adds	r3, #8
 80012f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012fa:	7979      	ldrb	r1, [r7, #5]
 80012fc:	7bbb      	ldrb	r3, [r7, #14]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	4618      	mov	r0, r3
 8001306:	4919      	ldr	r1, [pc, #100]	; (800136c <GPIO_SetAlternateFunc+0x11c>)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	4302      	orrs	r2, r0
 800130c:	3308      	adds	r3, #8
 800130e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 8001312:	e023      	b.n	800135c <GPIO_SetAlternateFunc+0x10c>
		GPIOC->AFR[REG_Number] &=~(AFR_MUSK<<Bit_Number*AFR_BIT_ACCESS);
 8001314:	4a16      	ldr	r2, [pc, #88]	; (8001370 <GPIO_SetAlternateFunc+0x120>)
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	3308      	adds	r3, #8
 800131a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800131e:	7bbb      	ldrb	r3, [r7, #14]
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	210f      	movs	r1, #15
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	4618      	mov	r0, r3
 800132c:	4910      	ldr	r1, [pc, #64]	; (8001370 <GPIO_SetAlternateFunc+0x120>)
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	4002      	ands	r2, r0
 8001332:	3308      	adds	r3, #8
 8001334:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		GPIOC->AFR[REG_Number] |=( AF_Number<<Bit_Number*AFR_BIT_ACCESS);
 8001338:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <GPIO_SetAlternateFunc+0x120>)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3308      	adds	r3, #8
 800133e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001342:	7979      	ldrb	r1, [r7, #5]
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	fa01 f303 	lsl.w	r3, r1, r3
 800134c:	4618      	mov	r0, r3
 800134e:	4908      	ldr	r1, [pc, #32]	; (8001370 <GPIO_SetAlternateFunc+0x120>)
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	4302      	orrs	r2, r0
 8001354:	3308      	adds	r3, #8
 8001356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 800135a:	bf00      	nop
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	40020000 	.word	0x40020000
 800136c:	40020400 	.word	0x40020400
 8001370:	40020800 	.word	0x40020800

08001374 <TIMER1_Start>:
#include<TIMER1.h>
#include<TIMER1_Prv.h>
#include<TIMER1_Cfg.h>
static void (*TIM1_PTR)(void) = NULL;
void TIMER1_Start(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
	/*Set the PreScaler For Timer 1*/
	TIMER1 -> PSC = (TIMER1_PRESCALER-1);
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <TIMER1_Start+0x50>)
 800137a:	220f      	movs	r2, #15
 800137c:	629a      	str	r2, [r3, #40]	; 0x28
	/*Event Generation Update for Counter Reinitilization */
#if UpDateRequest_SRC == UpDate_On
	SET_BIT(TIMER1->CR1,CR1_URS);
#elif UpDateRequest_SRC == UpDate_Off
	SET_BIT(TIMER1->CR1,CR1_URS);
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <TIMER1_Start+0x50>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a10      	ldr	r2, [pc, #64]	; (80013c4 <TIMER1_Start+0x50>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	6013      	str	r3, [r2, #0]
	#error"Undefined Update Request Source"
#endif
#if UpDate_Generation == Update_Gen_On
	SET_BIT(TIMER1->EGR,EGR_UG);
#elif UpDate_Generation == Update_Gen_Off
	CLR_BIT(TIMER1->EGR,EGR_UG);
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <TIMER1_Start+0x50>)
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	4a0d      	ldr	r2, [pc, #52]	; (80013c4 <TIMER1_Start+0x50>)
 8001390:	f023 0301 	bic.w	r3, r3, #1
 8001394:	6153      	str	r3, [r2, #20]
	#error"Undefined Update Generation Mode"
#endif
#if ONE_PULSE_MODE == One_Pulse_On
	SET_BIT(TIMER1->CR1,CR1_OPM);
#elif ONE_PULSE_MODE == One_Pulse_Off
	CLR_BIT(TIMER1->CR1,CR1_OPM);
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <TIMER1_Start+0x50>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <TIMER1_Start+0x50>)
 800139c:	f023 0308 	bic.w	r3, r3, #8
 80013a0:	6013      	str	r3, [r2, #0]
#else
	#error"Undefined One Pulse Mode"
#endif
#if COUNTER_STATE == Counter_Enable
	SET_BIT(TIMER1->CR1,CR1_CEN);
 80013a2:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <TIMER1_Start+0x50>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <TIMER1_Start+0x50>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6013      	str	r3, [r2, #0]
	CLR_BIT(TIMER1->CR1,CR1_CEN);
#else
	#error"Undefined Counter State"
#endif
#if AUTO_RELOAD_PRELOAD_STATE  == Auto_RE_PRE_Enable
	SET_BIT(TIMER1->CR1,CR1_ARPE);
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <TIMER1_Start+0x50>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <TIMER1_Start+0x50>)
 80013b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b8:	6013      	str	r3, [r2, #0]
	CLR_BIT(TIMER1->CR1,CR1_ARPE);
#else
	#error"Undefined Auto Reload Preload State"
#endif

}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	40010000 	.word	0x40010000

080013c8 <TIMER1_SetOutputCompareMode>:
	TIMER1->ARR = (Duration-1);
	TIMER1_Interrupt_State(TIM1_Interrupten);
}

void TIMER1_SetOutputCompareMode(Channel_no channel,Compare_t C_Mode,u16 Duration,u16 Compare_u16Value)
{
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4604      	mov	r4, r0
 80013d0:	4608      	mov	r0, r1
 80013d2:	4611      	mov	r1, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4623      	mov	r3, r4
 80013d8:	71fb      	strb	r3, [r7, #7]
 80013da:	4603      	mov	r3, r0
 80013dc:	71bb      	strb	r3, [r7, #6]
 80013de:	460b      	mov	r3, r1
 80013e0:	80bb      	strh	r3, [r7, #4]
 80013e2:	4613      	mov	r3, r2
 80013e4:	807b      	strh	r3, [r7, #2]
	TIMER1_Start();
 80013e6:	f7ff ffc5 	bl	8001374 <TIMER1_Start>
	switch(channel)
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b03      	cmp	r3, #3
 80013ee:	d86b      	bhi.n	80014c8 <TIMER1_SetOutputCompareMode+0x100>
 80013f0:	a201      	add	r2, pc, #4	; (adr r2, 80013f8 <TIMER1_SetOutputCompareMode+0x30>)
 80013f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f6:	bf00      	nop
 80013f8:	08001409 	.word	0x08001409
 80013fc:	08001439 	.word	0x08001439
 8001400:	08001469 	.word	0x08001469
 8001404:	08001499 	.word	0x08001499
	{
	case channel1:
		SET_BIT(TIMER1->CCMR1,CCMR1_OC1PE);
 8001408:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
		TIMER1 -> CCMR1 |= (C_Mode<<4);
 8001414:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	79ba      	ldrb	r2, [r7, #6]
 800141a:	0112      	lsls	r2, r2, #4
 800141c:	4611      	mov	r1, r2
 800141e:	4a34      	ldr	r2, [pc, #208]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001420:	430b      	orrs	r3, r1
 8001422:	6193      	str	r3, [r2, #24]
		TIMER1 -> CCER |= (1<<(channel1*4));
 8001424:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800142a:	f043 0301 	orr.w	r3, r3, #1
 800142e:	6213      	str	r3, [r2, #32]
		TIMER1 -> CCR1 = Compare_u16Value;
 8001430:	4a2f      	ldr	r2, [pc, #188]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001432:	887b      	ldrh	r3, [r7, #2]
 8001434:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8001436:	e047      	b.n	80014c8 <TIMER1_SetOutputCompareMode+0x100>
	case channel2:
		SET_BIT(TIMER1->CCMR1,CCMR1_OC2PE);
 8001438:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a2c      	ldr	r2, [pc, #176]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800143e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001442:	6193      	str	r3, [r2, #24]
		TIMER1 ->CCMR1 |= (C_Mode<<12);
 8001444:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	79ba      	ldrb	r2, [r7, #6]
 800144a:	0312      	lsls	r2, r2, #12
 800144c:	4611      	mov	r1, r2
 800144e:	4a28      	ldr	r2, [pc, #160]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001450:	430b      	orrs	r3, r1
 8001452:	6193      	str	r3, [r2, #24]
		TIMER1 -> CCER |= (1<<(channel2*4));
 8001454:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	4a25      	ldr	r2, [pc, #148]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800145a:	f043 0310 	orr.w	r3, r3, #16
 800145e:	6213      	str	r3, [r2, #32]
		TIMER1 -> CCR2 = Compare_u16Value;
 8001460:	4a23      	ldr	r2, [pc, #140]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001466:	e02f      	b.n	80014c8 <TIMER1_SetOutputCompareMode+0x100>
	case channel3:
		SET_BIT(TIMER1->CCMR2,CCMR2_OC3PE);
 8001468:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	4a20      	ldr	r2, [pc, #128]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800146e:	f043 0308 	orr.w	r3, r3, #8
 8001472:	61d3      	str	r3, [r2, #28]
		TIMER1 -> CCMR2 |= (C_Mode<<4);
 8001474:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	79ba      	ldrb	r2, [r7, #6]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	4611      	mov	r1, r2
 800147e:	4a1c      	ldr	r2, [pc, #112]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001480:	430b      	orrs	r3, r1
 8001482:	61d3      	str	r3, [r2, #28]
		TIMER1 -> CCER |= (1<<(channel3*4));
 8001484:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4a19      	ldr	r2, [pc, #100]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800148e:	6213      	str	r3, [r2, #32]
		TIMER1 -> CCR3 = Compare_u16Value;
 8001490:	4a17      	ldr	r2, [pc, #92]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 8001492:	887b      	ldrh	r3, [r7, #2]
 8001494:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001496:	e017      	b.n	80014c8 <TIMER1_SetOutputCompareMode+0x100>
	case channel4:
		SET_BIT(TIMER1->CCMR2,CCMR2_OC4PE);
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	4a14      	ldr	r2, [pc, #80]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 800149e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014a2:	61d3      	str	r3, [r2, #28]
		TIMER1 -> CCMR2 |= (C_Mode<<12);
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	79ba      	ldrb	r2, [r7, #6]
 80014aa:	0312      	lsls	r2, r2, #12
 80014ac:	4611      	mov	r1, r2
 80014ae:	4a10      	ldr	r2, [pc, #64]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014b0:	430b      	orrs	r3, r1
 80014b2:	61d3      	str	r3, [r2, #28]
		TIMER1 -> CCER |= (1<<(channel4*4));
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	4a0d      	ldr	r2, [pc, #52]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014be:	6213      	str	r3, [r2, #32]
		TIMER1 -> CCR4 = Compare_u16Value;
 80014c0:	4a0b      	ldr	r2, [pc, #44]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014c2:	887b      	ldrh	r3, [r7, #2]
 80014c4:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80014c6:	bf00      	nop
	}
	TIMER1 ->ARR = (Duration - 1);
 80014c8:	88bb      	ldrh	r3, [r7, #4]
 80014ca:	1e5a      	subs	r2, r3, #1
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014ce:	62da      	str	r2, [r3, #44]	; 0x2c
	SET_BIT(TIMER1->BDTR,BDTR_MOE);
 80014d0:	4b07      	ldr	r3, [pc, #28]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d4:	4a06      	ldr	r2, [pc, #24]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014da:	6453      	str	r3, [r2, #68]	; 0x44
	SET_BIT(TIMER1->CR1,CR1_CEN);
 80014dc:	4b04      	ldr	r3, [pc, #16]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a03      	ldr	r2, [pc, #12]	; (80014f0 <TIMER1_SetOutputCompareMode+0x128>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6013      	str	r3, [r2, #0]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	40010000 	.word	0x40010000

080014f4 <TIM1_UP_TIM10_IRQHandler>:
	}
	return  Frequency;
}

void TIM1_UP_TIM10_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	TIM1_PTR();
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4798      	blx	r3
	CLR_BIT(TIMER1->SR,SR_UIF);
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <TIM1_UP_TIM10_IRQHandler+0x20>)
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	4a04      	ldr	r2, [pc, #16]	; (8001514 <TIM1_UP_TIM10_IRQHandler+0x20>)
 8001504:	f023 0301 	bic.w	r3, r3, #1
 8001508:	6113      	str	r3, [r2, #16]
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000001c 	.word	0x2000001c
 8001514:	40010000 	.word	0x40010000

08001518 <Volt_SensorReading>:
#include<Std_Types.h>
#include<Macros.h>
#include<Volt_Sensor.h>

f32 Volt_SensorReading(u16 ADC_u16Reading)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	80fb      	strh	r3, [r7, #6]
	f32 Local_f32AdcReference = 3300.0;
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <Volt_SensorReading+0x78>)
 8001524:	617b      	str	r3, [r7, #20]
	f32 vin = 0.0;
 8001526:	f04f 0300 	mov.w	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
	f32 vout = 0.0;
 800152c:	f04f 0300 	mov.w	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
	f32 adc_max_value = 4095.0;
 8001532:	4b18      	ldr	r3, [pc, #96]	; (8001594 <Volt_SensorReading+0x7c>)
 8001534:	60bb      	str	r3, [r7, #8]
	/*To Get the Temperature analog Value in mV*/
	/*4096                 -->      3300*/
	/*Local_u16AnalogValue -->     ADC_u16Reading */

	vout = (((u32)ADC_u16Reading*Local_f32AdcReference)/adc_max_value);
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001540:	edd7 7a05 	vldr	s15, [r7, #20]
 8001544:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001548:	ed97 7a02 	vldr	s14, [r7, #8]
 800154c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001550:	edc7 7a03 	vstr	s15, [r7, #12]

	vin = vout *(25.0/3.3);
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f7ff f8cd 	bl	80006f4 <__aeabi_f2d>
 800155a:	a30b      	add	r3, pc, #44	; (adr r3, 8001588 <Volt_SensorReading+0x70>)
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	f7fe fe3a 	bl	80001d8 <__aeabi_dmul>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f7ff f91a 	bl	80007a4 <__aeabi_d2f>
 8001570:	4603      	mov	r3, r0
 8001572:	613b      	str	r3, [r7, #16]
	return vin;
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	ee07 3a90 	vmov	s15, r3
}
 800157a:	eeb0 0a67 	vmov.f32	s0, s15
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	f3af 8000 	nop.w
 8001588:	64d9364e 	.word	0x64d9364e
 800158c:	401e4d93 	.word	0x401e4d93
 8001590:	454e4000 	.word	0x454e4000
 8001594:	457ff000 	.word	0x457ff000

08001598 <ADC1_vInit>:


static void (*GLB_PTR[2])(void) ;
/**/
void ADC1_vInit(ADC_Res_t  Resolution,ADC_Prescaler Prescaler)
{	/*Select the ADC1 Resolution*/
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	460a      	mov	r2, r1
 80015a2:	71fb      	strb	r3, [r7, #7]
 80015a4:	4613      	mov	r3, r2
 80015a6:	71bb      	strb	r3, [r7, #6]
	ADC1->CR1 &=~(RES_MUSK<<24);
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <ADC1_vInit+0x5c>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4a11      	ldr	r2, [pc, #68]	; (80015f4 <ADC1_vInit+0x5c>)
 80015ae:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80015b2:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |=(Resolution<<24);
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <ADC1_vInit+0x5c>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	79fa      	ldrb	r2, [r7, #7]
 80015ba:	0612      	lsls	r2, r2, #24
 80015bc:	4611      	mov	r1, r2
 80015be:	4a0d      	ldr	r2, [pc, #52]	; (80015f4 <ADC1_vInit+0x5c>)
 80015c0:	430b      	orrs	r3, r1
 80015c2:	6053      	str	r3, [r2, #4]

	/*Select the PreScaler for ADC1 */
	ADC1->CCR &=~(PRE_MUSK<<0);
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <ADC1_vInit+0x5c>)
 80015c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015c8:	4a0a      	ldr	r2, [pc, #40]	; (80015f4 <ADC1_vInit+0x5c>)
 80015ca:	f023 0303 	bic.w	r3, r3, #3
 80015ce:	6513      	str	r3, [r2, #80]	; 0x50
	ADC1->CCR |= (Prescaler<<0);
 80015d0:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <ADC1_vInit+0x5c>)
 80015d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015d4:	79bb      	ldrb	r3, [r7, #6]
 80015d6:	4907      	ldr	r1, [pc, #28]	; (80015f4 <ADC1_vInit+0x5c>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	650b      	str	r3, [r1, #80]	; 0x50

	/*Start the ADC*/
	SET_BIT(ADC1->CR2,CR2_ADON);
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <ADC1_vInit+0x5c>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <ADC1_vInit+0x5c>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6093      	str	r3, [r2, #8]

}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	40012000 	.word	0x40012000

080015f8 <ADC1_vReadInjectedSingleChannelAsynchronous>:
	/*Read the data from the Regular Data Register */
	/*Clear the End of Conversion flag when Read the data Register */
	return ADC1->JDR1;
}
u16 ADC1_vReadInjectedSingleChannelAsynchronous(ADC_Channel_no Channel)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
	/*Set the single Channel Sequence */
	ADC1_vSetInjectedChannelSequence(Channel, ADCx_Sequence4);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2103      	movs	r1, #3
 8001606:	4618      	mov	r0, r3
 8001608:	f000 f81a 	bl	8001640 <ADC1_vSetInjectedChannelSequence>
	return ADC1->JDR1;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <ADC1_vReadInjectedSingleChannelAsynchronous+0x24>)
 800160e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001610:	b29b      	uxth	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40012000 	.word	0x40012000

08001620 <ADC1_InjectedSwStartEnable>:
void ADC1_InjectedSwStartEnable(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
	/*Enable SW Start for Conversion in injected Channels*/
	SET_BIT(ADC1->CR2,CR2_JSWSTART);
 8001624:	4b05      	ldr	r3, [pc, #20]	; (800163c <ADC1_InjectedSwStartEnable+0x1c>)
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	4a04      	ldr	r2, [pc, #16]	; (800163c <ADC1_InjectedSwStartEnable+0x1c>)
 800162a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800162e:	6093      	str	r3, [r2, #8]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40012000 	.word	0x40012000

08001640 <ADC1_vSetInjectedChannelSequence>:
{
	/*Enable SW Start for Conversion in injected Channels*/
	CLR_BIT(ADC1->CR2,CR2_JSWSTART);
}
void ADC1_vSetInjectedChannelSequence(ADC_Channel_no Channel,ADC_Sequence_no Sqn_no)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	460a      	mov	r2, r1
 800164a:	71fb      	strb	r3, [r7, #7]
 800164c:	4613      	mov	r3, r2
 800164e:	71bb      	strb	r3, [r7, #6]
	ADC1->JSQR &=~ ((JSQR_MUSK)<<Sqn_no *5);
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <ADC1_vSetInjectedChannelSequence+0x50>)
 8001652:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001654:	79ba      	ldrb	r2, [r7, #6]
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	221f      	movs	r2, #31
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43db      	mvns	r3, r3
 8001664:	4a0a      	ldr	r2, [pc, #40]	; (8001690 <ADC1_vSetInjectedChannelSequence+0x50>)
 8001666:	400b      	ands	r3, r1
 8001668:	6393      	str	r3, [r2, #56]	; 0x38
	ADC1->JSQR |= (Channel<<Sqn_no *5);
 800166a:	4b09      	ldr	r3, [pc, #36]	; (8001690 <ADC1_vSetInjectedChannelSequence+0x50>)
 800166c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800166e:	79f8      	ldrb	r0, [r7, #7]
 8001670:	79ba      	ldrb	r2, [r7, #6]
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	fa00 f303 	lsl.w	r3, r0, r3
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <ADC1_vSetInjectedChannelSequence+0x50>)
 800167e:	430b      	orrs	r3, r1
 8001680:	6393      	str	r3, [r2, #56]	; 0x38

}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40012000 	.word	0x40012000

08001694 <ADC1_InterruptEnable>:
	/*Set the No. of Conversions */
	ADC1->SQR1 &=~((SQR_MUSK)<<SQR1_L);
	ADC1->SQR1 |= (Copy_u8Channel<<SQR1_L);
}
void ADC1_InterruptEnable(Channel_t Channel_T)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
	switch(Channel_T)
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d002      	beq.n	80016aa <ADC1_InterruptEnable+0x16>
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d007      	beq.n	80016b8 <ADC1_InterruptEnable+0x24>
		break;
		case Injected:
			SET_BIT(ADC1->CR1,CR1_JEOCIE);
		break;
	}
}
 80016a8:	e00d      	b.n	80016c6 <ADC1_InterruptEnable+0x32>
			SET_BIT(ADC1->CR1,CR1_EOCIE);
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <ADC1_InterruptEnable+0x40>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	4a09      	ldr	r2, [pc, #36]	; (80016d4 <ADC1_InterruptEnable+0x40>)
 80016b0:	f043 0320 	orr.w	r3, r3, #32
 80016b4:	6053      	str	r3, [r2, #4]
		break;
 80016b6:	e006      	b.n	80016c6 <ADC1_InterruptEnable+0x32>
			SET_BIT(ADC1->CR1,CR1_JEOCIE);
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <ADC1_InterruptEnable+0x40>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <ADC1_InterruptEnable+0x40>)
 80016be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016c2:	6053      	str	r3, [r2, #4]
		break;
 80016c4:	bf00      	nop
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40012000 	.word	0x40012000

080016d8 <ADC1_CallBack>:
				SET_BIT(ADC1->CR1,CR1_JDISCEN);
			break;
		}
}
void ADC1_CallBack(void(*ptr)(void),Channel_t Channel_T)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	460b      	mov	r3, r1
 80016e2:	70fb      	strb	r3, [r7, #3]
	switch(Channel_T)
 80016e4:	78fb      	ldrb	r3, [r7, #3]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <ADC1_CallBack+0x18>
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d004      	beq.n	80016f8 <ADC1_CallBack+0x20>
	case Injected:
		GLB_PTR[1] = ptr;
		//*ADC_Reading = ADC1->JDR1;
		break;
	}
}
 80016ee:	e007      	b.n	8001700 <ADC1_CallBack+0x28>
		GLB_PTR[0] = ptr;
 80016f0:	4a06      	ldr	r2, [pc, #24]	; (800170c <ADC1_CallBack+0x34>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
		break;
 80016f6:	e003      	b.n	8001700 <ADC1_CallBack+0x28>
		GLB_PTR[1] = ptr;
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <ADC1_CallBack+0x34>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6053      	str	r3, [r2, #4]
		break;
 80016fe:	bf00      	nop
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	20000020 	.word	0x20000020

08001710 <ADC_IRQHandler>:

void ADC_IRQHandler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	if(GET_BIT(ADC1->SR,SR_EOC))
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <ADC_IRQHandler+0x4c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	085b      	lsrs	r3, r3, #1
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d009      	beq.n	8001736 <ADC_IRQHandler+0x26>
	{
		GLB_PTR[0]();
 8001722:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <ADC_IRQHandler+0x50>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4798      	blx	r3
		CLR_BIT(ADC1->SR,SR_EOC);
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <ADC_IRQHandler+0x4c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a0b      	ldr	r2, [pc, #44]	; (800175c <ADC_IRQHandler+0x4c>)
 800172e:	f023 0302 	bic.w	r3, r3, #2
 8001732:	6013      	str	r3, [r2, #0]
	else if(GET_BIT(ADC1->SR,SR_JEOC))
	{
		GLB_PTR[1]();
		CLR_BIT(ADC1->SR,SR_JEOC);
	}
}
 8001734:	e00f      	b.n	8001756 <ADC_IRQHandler+0x46>
	else if(GET_BIT(ADC1->SR,SR_JEOC))
 8001736:	4b09      	ldr	r3, [pc, #36]	; (800175c <ADC_IRQHandler+0x4c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	089b      	lsrs	r3, r3, #2
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b00      	cmp	r3, #0
 8001742:	d008      	beq.n	8001756 <ADC_IRQHandler+0x46>
		GLB_PTR[1]();
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <ADC_IRQHandler+0x50>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	4798      	blx	r3
		CLR_BIT(ADC1->SR,SR_JEOC);
 800174a:	4b04      	ldr	r3, [pc, #16]	; (800175c <ADC_IRQHandler+0x4c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a03      	ldr	r2, [pc, #12]	; (800175c <ADC_IRQHandler+0x4c>)
 8001750:	f023 0304 	bic.w	r3, r3, #4
 8001754:	6013      	str	r3, [r2, #0]
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40012000 	.word	0x40012000
 8001760:	20000020 	.word	0x20000020

08001764 <CAR_Movement_Init>:
#include<TIMER1.h>
#include<GPTimer.h>
#include<car.h>

void CAR_Movement_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0

	/*Enable Motors Pin*/
	GPIO_SetMode(PORTA, PIN8, ALTERNATE);
 8001768:	2202      	movs	r2, #2
 800176a:	2108      	movs	r1, #8
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff fbdb 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetMode(PORTA, PIN9, ALTERNATE);
 8001772:	2202      	movs	r2, #2
 8001774:	2109      	movs	r1, #9
 8001776:	2000      	movs	r0, #0
 8001778:	f7ff fbd6 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetMode(PORTA, PIN10, ALTERNATE);
 800177c:	2202      	movs	r2, #2
 800177e:	210a      	movs	r1, #10
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff fbd1 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetMode(PORTB, PIN1, ALTERNATE);
 8001786:	2202      	movs	r2, #2
 8001788:	2101      	movs	r1, #1
 800178a:	2001      	movs	r0, #1
 800178c:	f7ff fbcc 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetAlternateFunc(PORTA, PIN8, AF1);
 8001790:	2201      	movs	r2, #1
 8001792:	2108      	movs	r1, #8
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff fd5b 	bl	8001250 <GPIO_SetAlternateFunc>
	GPIO_SetAlternateFunc(PORTA, PIN9, AF1);
 800179a:	2201      	movs	r2, #1
 800179c:	2109      	movs	r1, #9
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff fd56 	bl	8001250 <GPIO_SetAlternateFunc>
	GPIO_SetAlternateFunc(PORTA, PIN10, AF1);
 80017a4:	2201      	movs	r2, #1
 80017a6:	210a      	movs	r1, #10
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff fd51 	bl	8001250 <GPIO_SetAlternateFunc>
	GPIO_SetAlternateFunc(PORTB, PIN1, AF2);
 80017ae:	2202      	movs	r2, #2
 80017b0:	2101      	movs	r1, #1
 80017b2:	2001      	movs	r0, #1
 80017b4:	f7ff fd4c 	bl	8001250 <GPIO_SetAlternateFunc>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <CAR_Moveforward>:


void CAR_Moveforward(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	DCMOTOR_RotateClockwise(MOTOR1);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff fa7d 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_RotateClockwise(MOTOR2);
 80017c6:	2001      	movs	r0, #1
 80017c8:	f7ff fa7a 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_RotateClockwise(MOTOR3);
 80017cc:	2002      	movs	r0, #2
 80017ce:	f7ff fa77 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_RotateClockwise(MOTOR4);
 80017d2:	2003      	movs	r0, #3
 80017d4:	f7ff fa74 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED5);
 80017d8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80017dc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80017e0:	2106      	movs	r1, #6
 80017e2:	2000      	movs	r0, #0
 80017e4:	f7ff fdf0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED5);
 80017e8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80017ec:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80017f0:	2106      	movs	r1, #6
 80017f2:	2001      	movs	r0, #1
 80017f4:	f7ff fde8 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED5);
 80017f8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80017fc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001800:	2106      	movs	r1, #6
 8001802:	2002      	movs	r0, #2
 8001804:	f7ff fde0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED5);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED5);
 8001808:	f24f 3333 	movw	r3, #62259	; 0xf333
 800180c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001810:	2106      	movs	r1, #6
 8001812:	2003      	movs	r0, #3
 8001814:	f000 f980 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001818:	bf00      	nop
 800181a:	bd80      	pop	{r7, pc}

0800181c <CAR_MovebackWard>:
void CAR_MovebackWard(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0

	DCMOTOR_RotateCounterClockWise(MOTOR1);
 8001820:	2000      	movs	r0, #0
 8001822:	f7ff fa05 	bl	8000c30 <DCMOTOR_RotateCounterClockWise>
	DCMOTOR_RotateCounterClockWise(MOTOR2);
 8001826:	2001      	movs	r0, #1
 8001828:	f7ff fa02 	bl	8000c30 <DCMOTOR_RotateCounterClockWise>
	DCMOTOR_RotateCounterClockWise(MOTOR3);
 800182c:	2002      	movs	r0, #2
 800182e:	f7ff f9ff 	bl	8000c30 <DCMOTOR_RotateCounterClockWise>
	DCMOTOR_RotateCounterClockWise(MOTOR4);
 8001832:	2003      	movs	r0, #3
 8001834:	f7ff f9fc 	bl	8000c30 <DCMOTOR_RotateCounterClockWise>
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED5);
 8001838:	f24f 3333 	movw	r3, #62259	; 0xf333
 800183c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001840:	2106      	movs	r1, #6
 8001842:	2000      	movs	r0, #0
 8001844:	f7ff fdc0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED5);
 8001848:	f24f 3333 	movw	r3, #62259	; 0xf333
 800184c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001850:	2106      	movs	r1, #6
 8001852:	2001      	movs	r0, #1
 8001854:	f7ff fdb8 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED5);
 8001858:	f24f 3333 	movw	r3, #62259	; 0xf333
 800185c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001860:	2106      	movs	r1, #6
 8001862:	2002      	movs	r0, #2
 8001864:	f7ff fdb0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED5);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED5);
 8001868:	f24f 3333 	movw	r3, #62259	; 0xf333
 800186c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001870:	2106      	movs	r1, #6
 8001872:	2003      	movs	r0, #3
 8001874:	f000 f950 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <CAR_Moveright>:
void CAR_Moveright(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	DCMOTOR_RotateClockwise(MOTOR1);
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff fa1d 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_Stop(MOTOR2);
 8001886:	2001      	movs	r0, #1
 8001888:	f7ff fa62 	bl	8000d50 <DCMOTOR_Stop>
	DCMOTOR_RotateClockwise(MOTOR3);
 800188c:	2002      	movs	r0, #2
 800188e:	f7ff fa17 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_Stop(MOTOR4);
 8001892:	2003      	movs	r0, #3
 8001894:	f7ff fa5c 	bl	8000d50 <DCMOTOR_Stop>
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED5);
 8001898:	f24f 3333 	movw	r3, #62259	; 0xf333
 800189c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80018a0:	2106      	movs	r1, #6
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff fd90 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED5);
 80018a8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80018ac:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80018b0:	2106      	movs	r1, #6
 80018b2:	2001      	movs	r0, #1
 80018b4:	f7ff fd88 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED5);
 80018b8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80018bc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80018c0:	2106      	movs	r1, #6
 80018c2:	2002      	movs	r0, #2
 80018c4:	f7ff fd80 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED5);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED5);
 80018c8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80018cc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80018d0:	2106      	movs	r1, #6
 80018d2:	2003      	movs	r0, #3
 80018d4:	f000 f920 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}

080018dc <CAR_Moveleft>:
void CAR_Moveleft(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0

	//STP_SendData();
	//STP_ShiftData(MOVE_LEFT);
	//STP_SendData();
	DCMOTOR_RotateClockwise(MOTOR2);
 80018e0:	2001      	movs	r0, #1
 80018e2:	f7ff f9ed 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_Stop(MOTOR1);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f7ff fa32 	bl	8000d50 <DCMOTOR_Stop>
	DCMOTOR_RotateClockwise(MOTOR4);
 80018ec:	2003      	movs	r0, #3
 80018ee:	f7ff f9e7 	bl	8000cc0 <DCMOTOR_RotateClockwise>
	DCMOTOR_Stop(MOTOR3);
 80018f2:	2002      	movs	r0, #2
 80018f4:	f7ff fa2c 	bl	8000d50 <DCMOTOR_Stop>
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED5);
 80018f8:	f24f 3333 	movw	r3, #62259	; 0xf333
 80018fc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001900:	2106      	movs	r1, #6
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fd60 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED5);
 8001908:	f24f 3333 	movw	r3, #62259	; 0xf333
 800190c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001910:	2106      	movs	r1, #6
 8001912:	2001      	movs	r0, #1
 8001914:	f7ff fd58 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED5);
 8001918:	f24f 3333 	movw	r3, #62259	; 0xf333
 800191c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001920:	2106      	movs	r1, #6
 8001922:	2002      	movs	r0, #2
 8001924:	f7ff fd50 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED5);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED5);
 8001928:	f24f 3333 	movw	r3, #62259	; 0xf333
 800192c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001930:	2106      	movs	r1, #6
 8001932:	2003      	movs	r0, #3
 8001934:	f000 f8f0 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}

0800193c <CAR_sTOP>:

void CAR_sTOP(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	DCMOTOR_Stop(MOTOR1);
 8001940:	2000      	movs	r0, #0
 8001942:	f7ff fa05 	bl	8000d50 <DCMOTOR_Stop>
	DCMOTOR_Stop(MOTOR2);
 8001946:	2001      	movs	r0, #1
 8001948:	f7ff fa02 	bl	8000d50 <DCMOTOR_Stop>
	DCMOTOR_Stop(MOTOR3);
 800194c:	2002      	movs	r0, #2
 800194e:	f7ff f9ff 	bl	8000d50 <DCMOTOR_Stop>
	DCMOTOR_Stop(MOTOR4);
 8001952:	2003      	movs	r0, #3
 8001954:	f7ff f9fc 	bl	8000d50 <DCMOTOR_Stop>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <CAR_firstSpeed>:
void CAR_firstSpeed(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED1);
 8001960:	f243 3333 	movw	r3, #13107	; 0x3333
 8001964:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001968:	2106      	movs	r1, #6
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fd2c 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED1);
 8001970:	f243 3333 	movw	r3, #13107	; 0x3333
 8001974:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001978:	2106      	movs	r1, #6
 800197a:	2001      	movs	r0, #1
 800197c:	f7ff fd24 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED1);
 8001980:	f243 3333 	movw	r3, #13107	; 0x3333
 8001984:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001988:	2106      	movs	r1, #6
 800198a:	2002      	movs	r0, #2
 800198c:	f7ff fd1c 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED1);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED1);
 8001990:	f243 3333 	movw	r3, #13107	; 0x3333
 8001994:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001998:	2106      	movs	r1, #6
 800199a:	2003      	movs	r0, #3
 800199c:	f000 f8bc 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <CAR_secondSpeed>:
void CAR_secondSpeed(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED2);
 80019a8:	f246 6366 	movw	r3, #26214	; 0x6666
 80019ac:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80019b0:	2106      	movs	r1, #6
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff fd08 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED2);
 80019b8:	f246 6366 	movw	r3, #26214	; 0x6666
 80019bc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80019c0:	2106      	movs	r1, #6
 80019c2:	2001      	movs	r0, #1
 80019c4:	f7ff fd00 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED2);
 80019c8:	f246 6366 	movw	r3, #26214	; 0x6666
 80019cc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80019d0:	2106      	movs	r1, #6
 80019d2:	2002      	movs	r0, #2
 80019d4:	f7ff fcf8 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED2);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED2);
 80019d8:	f246 6366 	movw	r3, #26214	; 0x6666
 80019dc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80019e0:	2106      	movs	r1, #6
 80019e2:	2003      	movs	r0, #3
 80019e4:	f000 f898 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}

080019ec <CAR_thirdSpeed>:
void CAR_thirdSpeed(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED3);
 80019f0:	f649 1399 	movw	r3, #39321	; 0x9999
 80019f4:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80019f8:	2106      	movs	r1, #6
 80019fa:	2000      	movs	r0, #0
 80019fc:	f7ff fce4 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED3);
 8001a00:	f649 1399 	movw	r3, #39321	; 0x9999
 8001a04:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a08:	2106      	movs	r1, #6
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f7ff fcdc 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED3);
 8001a10:	f649 1399 	movw	r3, #39321	; 0x9999
 8001a14:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a18:	2106      	movs	r1, #6
 8001a1a:	2002      	movs	r0, #2
 8001a1c:	f7ff fcd4 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED3);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED3);
 8001a20:	f649 1399 	movw	r3, #39321	; 0x9999
 8001a24:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a28:	2106      	movs	r1, #6
 8001a2a:	2003      	movs	r0, #3
 8001a2c:	f000 f874 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <CAR_fourthSpeed>:

void CAR_fourthSpeed(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED4);
 8001a38:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8001a3c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a40:	2106      	movs	r1, #6
 8001a42:	2000      	movs	r0, #0
 8001a44:	f7ff fcc0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED4);
 8001a48:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8001a4c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a50:	2106      	movs	r1, #6
 8001a52:	2001      	movs	r0, #1
 8001a54:	f7ff fcb8 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED4);
 8001a58:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8001a5c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a60:	2106      	movs	r1, #6
 8001a62:	2002      	movs	r0, #2
 8001a64:	f7ff fcb0 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED4);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED4);
 8001a68:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8001a6c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a70:	2106      	movs	r1, #6
 8001a72:	2003      	movs	r0, #3
 8001a74:	f000 f850 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <CAR_fifthSpeed>:
void CAR_fifthSpeed(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	TIMER1_SetOutputCompareMode(channel1, PWM_MODE1, 65500, SPEED5);
 8001a80:	f24f 3333 	movw	r3, #62259	; 0xf333
 8001a84:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a88:	2106      	movs	r1, #6
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fc9c 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel2, PWM_MODE1, 65500, SPEED5);
 8001a90:	f24f 3333 	movw	r3, #62259	; 0xf333
 8001a94:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a98:	2106      	movs	r1, #6
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	f7ff fc94 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	TIMER1_SetOutputCompareMode(channel3, PWM_MODE1, 65500, SPEED5);
 8001aa0:	f24f 3333 	movw	r3, #62259	; 0xf333
 8001aa4:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001aa8:	2106      	movs	r1, #6
 8001aaa:	2002      	movs	r0, #2
 8001aac:	f7ff fc8c 	bl	80013c8 <TIMER1_SetOutputCompareMode>
	//TIMER1_SetOutputCompareMode(channel4, PWM_MODE1, 65500, SPEED5);
	TIMER3_SetOutputCompareMode(TIMx_channel4,TIMx_PWM_MODE1, 65500, SPEED5);
 8001ab0:	f24f 3333 	movw	r3, #62259	; 0xf333
 8001ab4:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001ab8:	2106      	movs	r1, #6
 8001aba:	2003      	movs	r0, #3
 8001abc:	f000 f82c 	bl	8001b18 <TIMER3_SetOutputCompareMode>
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <TIMER3_Start>:
	TIMER2->CR2 |= (MM_Select<<CR2_MMS1);
	TIMER2_Start();
	SET_BIT(TIMER2->CR1,CR1_CEN);
}
void TIMER3_Start(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
	/*Set the PreScaler For Timer 3*/
	TIMER3 -> PSC = (TIMER3_PRESCALER-1);
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <TIMER3_Start+0x50>)
 8001aca:	220f      	movs	r2, #15
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
	/*Event Generation Update for Counter Reinitilization */
#if UpDateRequest_SRC_3T == UpDate3_On
	SET_BIT(TIMER3->CR1,CR1_URS);
#elif UpDateRequest_SRC_3T == UpDate3_Off
	SET_BIT(TIMER3->CR1,CR1_URS);
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <TIMER3_Start+0x50>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a10      	ldr	r2, [pc, #64]	; (8001b14 <TIMER3_Start+0x50>)
 8001ad4:	f043 0304 	orr.w	r3, r3, #4
 8001ad8:	6013      	str	r3, [r2, #0]
	#error"Undefined Update Request Source For Timer3"
#endif
#if UpDate_Generation_3T == Update3_Gen_On
	SET_BIT(TIMER3->EGR,EGR_UG);
#elif UpDate_Generation_3T == Update3_Gen_Off
	CLR_BIT(TIMER3->EGR,EGR_UG);
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <TIMER3_Start+0x50>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	4a0d      	ldr	r2, [pc, #52]	; (8001b14 <TIMER3_Start+0x50>)
 8001ae0:	f023 0301 	bic.w	r3, r3, #1
 8001ae4:	6153      	str	r3, [r2, #20]
	#error"Undefined Update Generation Mode For Timer3"
#endif
#if ONE_PULSE_MODE_3T == One_Pulse3_On
	SET_BIT(TIMER3->CR1,CR1_OPM);
#elif ONE_PULSE_MODE_3T == One_Pulse3_Off
	CLR_BIT(TIMER3->CR1,CR1_OPM);
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <TIMER3_Start+0x50>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a0a      	ldr	r2, [pc, #40]	; (8001b14 <TIMER3_Start+0x50>)
 8001aec:	f023 0308 	bic.w	r3, r3, #8
 8001af0:	6013      	str	r3, [r2, #0]
	#error"Undefined One Pulse Mode For Timer3"
#endif
#if COUNTER_STATE_3T == Counter3_Enable
	SET_BIT(TIMER3->CR1,CR1_CEN);
#elif COUNTER_STATE_3T == Counter3_Disable
	CLR_BIT(TIMER3->CR1,CR1_CEN);
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <TIMER3_Start+0x50>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <TIMER3_Start+0x50>)
 8001af8:	f023 0301 	bic.w	r3, r3, #1
 8001afc:	6013      	str	r3, [r2, #0]
#else
	#error"Undefined Counter State For Timer3"
#endif
#if AUTO_RELOAD_PRELOAD_STATE_3T  == Auto3_RE_PRE_Enable
	SET_BIT(TIMER3->CR1,CR1_ARPE);
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <TIMER3_Start+0x50>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <TIMER3_Start+0x50>)
 8001b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b08:	6013      	str	r3, [r2, #0]
#elif AUTO_RELOAD_PRELOAD_STATE_3T  == Auto3_RE_PRE_Disable
	CLR_BIT(TIMER3->CR1,CR1_ARPE);
#else
	#error"Undefined Auto Reload Preload State For Timer3 "
#endif
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	40000400 	.word	0x40000400

08001b18 <TIMER3_SetOutputCompareMode>:
	TIMER2 ->ARR = (Duration - 1);//r
	SET_BIT(TIMER1 -> BDTR,BDTR_MOE);
	SET_BIT(TIMER2->CR1,CR1_CEN);//r
}
void TIMER3_SetOutputCompareMode(TIMx_Channel_no channel,TIMx_Compare_t C_Mode,u16 Duration,u16 Compare_u16Value)
{
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4604      	mov	r4, r0
 8001b20:	4608      	mov	r0, r1
 8001b22:	4611      	mov	r1, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	4623      	mov	r3, r4
 8001b28:	71fb      	strb	r3, [r7, #7]
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71bb      	strb	r3, [r7, #6]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	80bb      	strh	r3, [r7, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	807b      	strh	r3, [r7, #2]
	TIMER3_Start();
 8001b36:	f7ff ffc5 	bl	8001ac4 <TIMER3_Start>
	switch(channel)
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d86b      	bhi.n	8001c18 <TIMER3_SetOutputCompareMode+0x100>
 8001b40:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <TIMER3_SetOutputCompareMode+0x30>)
 8001b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001b59 	.word	0x08001b59
 8001b4c:	08001b89 	.word	0x08001b89
 8001b50:	08001bb9 	.word	0x08001bb9
 8001b54:	08001be9 	.word	0x08001be9
	{
	case TIMx_channel1:
		SET_BIT(TIMER3->CCMR1,CCMR1_OC1PE);//r
 8001b58:	4b39      	ldr	r3, [pc, #228]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a38      	ldr	r2, [pc, #224]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b5e:	f043 0308 	orr.w	r3, r3, #8
 8001b62:	6193      	str	r3, [r2, #24]
		TIMER3 -> CCMR1 |= (C_Mode<<4);//r
 8001b64:	4b36      	ldr	r3, [pc, #216]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	79ba      	ldrb	r2, [r7, #6]
 8001b6a:	0112      	lsls	r2, r2, #4
 8001b6c:	4611      	mov	r1, r2
 8001b6e:	4a34      	ldr	r2, [pc, #208]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b70:	430b      	orrs	r3, r1
 8001b72:	6193      	str	r3, [r2, #24]
		TIMER3 -> CCER |= (1<<(TIMx_channel1*4));//r
 8001b74:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4a31      	ldr	r2, [pc, #196]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	6213      	str	r3, [r2, #32]
		TIMER3 -> CCR1 = Compare_u16Value;//r
 8001b80:	4a2f      	ldr	r2, [pc, #188]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b82:	887b      	ldrh	r3, [r7, #2]
 8001b84:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8001b86:	e047      	b.n	8001c18 <TIMER3_SetOutputCompareMode+0x100>
	case TIMx_channel2:
		SET_BIT(TIMER3->CCMR1,CCMR1_OC2PE);//r
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a2c      	ldr	r2, [pc, #176]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b92:	6193      	str	r3, [r2, #24]
		TIMER3 ->CCMR1 |= (C_Mode<<12);//r
 8001b94:	4b2a      	ldr	r3, [pc, #168]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	79ba      	ldrb	r2, [r7, #6]
 8001b9a:	0312      	lsls	r2, r2, #12
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	4a28      	ldr	r2, [pc, #160]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001ba0:	430b      	orrs	r3, r1
 8001ba2:	6193      	str	r3, [r2, #24]
		TIMER3 -> CCER |= (1<<(TIMx_channel2*4));//r
 8001ba4:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	4a25      	ldr	r2, [pc, #148]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001baa:	f043 0310 	orr.w	r3, r3, #16
 8001bae:	6213      	str	r3, [r2, #32]
		TIMER3 -> CCR2 = Compare_u16Value;//r
 8001bb0:	4a23      	ldr	r2, [pc, #140]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bb2:	887b      	ldrh	r3, [r7, #2]
 8001bb4:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001bb6:	e02f      	b.n	8001c18 <TIMER3_SetOutputCompareMode+0x100>
	case TIMx_channel3:
		SET_BIT(TIMER3->CCMR2,CCMR2_OC3PE);//r
 8001bb8:	4b21      	ldr	r3, [pc, #132]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	4a20      	ldr	r2, [pc, #128]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bbe:	f043 0308 	orr.w	r3, r3, #8
 8001bc2:	61d3      	str	r3, [r2, #28]
		TIMER3 -> CCMR2 |= (C_Mode<<4);//r
 8001bc4:	4b1e      	ldr	r3, [pc, #120]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	79ba      	ldrb	r2, [r7, #6]
 8001bca:	0112      	lsls	r2, r2, #4
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	61d3      	str	r3, [r2, #28]
		TIMER3 -> CCER |= (1<<(TIMx_channel3*4));//r
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	4a19      	ldr	r2, [pc, #100]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bde:	6213      	str	r3, [r2, #32]
		TIMER3 -> CCR3 = Compare_u16Value;//r
 8001be0:	4a17      	ldr	r2, [pc, #92]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001be2:	887b      	ldrh	r3, [r7, #2]
 8001be4:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001be6:	e017      	b.n	8001c18 <TIMER3_SetOutputCompareMode+0x100>
	case TIMx_channel4:
		SET_BIT(TIMER3->CCMR2,CCMR2_OC4PE);//r
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bea:	69db      	ldr	r3, [r3, #28]
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bf2:	61d3      	str	r3, [r2, #28]
		TIMER3 -> CCMR2 |= (C_Mode<<12);//r
 8001bf4:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	79ba      	ldrb	r2, [r7, #6]
 8001bfa:	0312      	lsls	r2, r2, #12
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	4a10      	ldr	r2, [pc, #64]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c00:	430b      	orrs	r3, r1
 8001c02:	61d3      	str	r3, [r2, #28]
		TIMER3 -> CCER |= (1<<(TIMx_channel4*4));//r
 8001c04:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	4a0d      	ldr	r2, [pc, #52]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c0e:	6213      	str	r3, [r2, #32]
		TIMER3 -> CCR4 = Compare_u16Value;//r
 8001c10:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c12:	887b      	ldrh	r3, [r7, #2]
 8001c14:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001c16:	bf00      	nop
	}
	TIMER3 ->ARR = (Duration - 1);//r
 8001c18:	88bb      	ldrh	r3, [r7, #4]
 8001c1a:	1e5a      	subs	r2, r3, #1
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c1e:	62da      	str	r2, [r3, #44]	; 0x2c
	SET_BIT(TIMER1 -> BDTR,BDTR_MOE);
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <TIMER3_SetOutputCompareMode+0x12c>)
 8001c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c24:	4a07      	ldr	r2, [pc, #28]	; (8001c44 <TIMER3_SetOutputCompareMode+0x12c>)
 8001c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c2a:	6453      	str	r3, [r2, #68]	; 0x44
	SET_BIT(TIMER3->CR1,CR1_CEN);//r
 8001c2c:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a03      	ldr	r2, [pc, #12]	; (8001c40 <TIMER3_SetOutputCompareMode+0x128>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6013      	str	r3, [r2, #0]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd90      	pop	{r4, r7, pc}
 8001c40:	40000400 	.word	0x40000400
 8001c44:	40010000 	.word	0x40010000

08001c48 <TIM2_IRQHandler>:
	TIMER11_Start();
	TIMER11->ARR = (Duration-1);
	TIMERx_Interrupt_State(Timer11,TIMx_Interrupten);
}
void TIM2_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
	TIMER2_PTR();
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <TIM2_IRQHandler+0x20>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4798      	blx	r3
	CLR_BIT(TIMER2->SR,SR_UIF);
 8001c52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c5c:	f023 0301 	bic.w	r3, r3, #1
 8001c60:	6113      	str	r3, [r2, #16]
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000028 	.word	0x20000028

08001c6c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
	TIMER3_PTR();
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <TIM3_IRQHandler+0x1c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4798      	blx	r3
	CLR_BIT(TIMER3->SR,SR_UIF);
 8001c76:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <TIM3_IRQHandler+0x20>)
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <TIM3_IRQHandler+0x20>)
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	6113      	str	r3, [r2, #16]
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000002c 	.word	0x2000002c
 8001c8c:	40000400 	.word	0x40000400

08001c90 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	TIMER4_PTR();
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <TIM4_IRQHandler+0x1c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4798      	blx	r3
	CLR_BIT(TIMER4->SR,SR_UIF);
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <TIM4_IRQHandler+0x20>)
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	4a04      	ldr	r2, [pc, #16]	; (8001cb0 <TIM4_IRQHandler+0x20>)
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	6113      	str	r3, [r2, #16]
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000030 	.word	0x20000030
 8001cb0:	40000800 	.word	0x40000800

08001cb4 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	TIMER5_PTR();
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <TIM5_IRQHandler+0x1c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4798      	blx	r3
	CLR_BIT(TIMER5->SR,SR_UIF);
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <TIM5_IRQHandler+0x20>)
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <TIM5_IRQHandler+0x20>)
 8001cc4:	f023 0301 	bic.w	r3, r3, #1
 8001cc8:	6113      	str	r3, [r2, #16]
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000034 	.word	0x20000034
 8001cd4:	40000c00 	.word	0x40000c00

08001cd8 <TIM1_BRK_TIM9_IRQHandler>:
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	TIMER9_PTR();
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <TIM1_BRK_TIM9_IRQHandler+0x1c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4798      	blx	r3
	CLR_BIT(TIMER9->SR,SR_UIF);
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <TIM1_BRK_TIM9_IRQHandler+0x20>)
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <TIM1_BRK_TIM9_IRQHandler+0x20>)
 8001ce8:	f023 0301 	bic.w	r3, r3, #1
 8001cec:	6113      	str	r3, [r2, #16]
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000038 	.word	0x20000038
 8001cf8:	40014000 	.word	0x40014000

08001cfc <TIM1_TRG_COM_TIM11_IRQHandler>:
	TIMER10_PTR();
	CLR_BIT(TIMER10->SR,SR_UIF);
}
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
	TIMER11_PTR();
 8001d00:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <TIM1_TRG_COM_TIM11_IRQHandler+0x1c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4798      	blx	r3
	CLR_BIT(TIMER11->SR,SR_UIF);
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <TIM1_TRG_COM_TIM11_IRQHandler+0x20>)
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	4a04      	ldr	r2, [pc, #16]	; (8001d1c <TIM1_TRG_COM_TIM11_IRQHandler+0x20>)
 8001d0c:	f023 0301 	bic.w	r3, r3, #1
 8001d10:	6113      	str	r3, [r2, #16]
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000003c 	.word	0x2000003c
 8001d1c:	40014800 	.word	0x40014800

08001d20 <main>:

u8 Data = 0;
u16 ADC_Reading = 0;

void main(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	RCC_VInit();
 8001d24:	f7ff f85c 	bl	8000de0 <RCC_VInit>
	RCC_VEnableClkPeripheral(AHB1ENR, AHB1_GPIOA_EN);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7ff f87c 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(AHB1ENR, AHB1_GPIOB_EN);
 8001d30:	2101      	movs	r1, #1
 8001d32:	2000      	movs	r0, #0
 8001d34:	f7ff f878 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(APB2ENR, APB2_USART1_EN);
 8001d38:	2104      	movs	r1, #4
 8001d3a:	2003      	movs	r0, #3
 8001d3c:	f7ff f874 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(APB2ENR, APB2_TIM1_EN);
 8001d40:	2100      	movs	r1, #0
 8001d42:	2003      	movs	r0, #3
 8001d44:	f7ff f870 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(APB2ENR, APB2_USART6_EN);
 8001d48:	2105      	movs	r1, #5
 8001d4a:	2003      	movs	r0, #3
 8001d4c:	f7ff f86c 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(APB2ENR, APB2_ADC1_EN);
 8001d50:	2108      	movs	r1, #8
 8001d52:	2003      	movs	r0, #3
 8001d54:	f7ff f868 	bl	8000e28 <RCC_VEnableClkPeripheral>
	RCC_VEnableClkPeripheral(APB1ENR, APB1_TIM3_EN);
 8001d58:	2101      	movs	r1, #1
 8001d5a:	2002      	movs	r0, #2
 8001d5c:	f7ff f864 	bl	8000e28 <RCC_VEnableClkPeripheral>
/*******testing**********/

/***********************/
	CAR_Movement_Init();
 8001d60:	f7ff fd00 	bl	8001764 <CAR_Movement_Init>
	GPIO_SetMode(PORTB, PIN7, ALTERNATE);
 8001d64:	2202      	movs	r2, #2
 8001d66:	2107      	movs	r1, #7
 8001d68:	2001      	movs	r0, #1
 8001d6a:	f7ff f8dd 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetAlternateFunc(PORTB, PIN7, AF7);
 8001d6e:	2207      	movs	r2, #7
 8001d70:	2107      	movs	r1, #7
 8001d72:	2001      	movs	r0, #1
 8001d74:	f7ff fa6c 	bl	8001250 <GPIO_SetAlternateFunc>
	USART_Init();
 8001d78:	f000 f9c4 	bl	8002104 <USART_Init>
	NVIC_EnableInterrupt(USART1);
 8001d7c:	2025      	movs	r0, #37	; 0x25
 8001d7e:	f000 f93d 	bl	8001ffc <NVIC_EnableInterrupt>
	USART1_RX_InterruptState(RX_INT_Enable);
 8001d82:	2001      	movs	r0, #1
 8001d84:	f000 fa3e 	bl	8002204 <USART1_RX_InterruptState>
	USART1_CallBack(CAR_Control, RX_Interrupt);
 8001d88:	2101      	movs	r1, #1
 8001d8a:	4821      	ldr	r0, [pc, #132]	; (8001e10 <main+0xf0>)
 8001d8c:	f000 fa66 	bl	800225c <USART1_CallBack>

	/*********/
	ADC1_vInit(ADCx_Res12, PCLK2_2);
 8001d90:	2100      	movs	r1, #0
 8001d92:	2000      	movs	r0, #0
 8001d94:	f7ff fc00 	bl	8001598 <ADC1_vInit>
	NVIC_EnableInterrupt(ADC);
 8001d98:	2012      	movs	r0, #18
 8001d9a:	f000 f92f 	bl	8001ffc <NVIC_EnableInterrupt>
	GPIO_SetMode(PORTB, PIN0, ANALOG);
 8001d9e:	2203      	movs	r2, #3
 8001da0:	2100      	movs	r1, #0
 8001da2:	2001      	movs	r0, #1
 8001da4:	f7ff f8c0 	bl	8000f28 <GPIO_SetMode>
	ADC1_CallBack(Voltage_Read,Injected);
 8001da8:	2101      	movs	r1, #1
 8001daa:	481a      	ldr	r0, [pc, #104]	; (8001e14 <main+0xf4>)
 8001dac:	f7ff fc94 	bl	80016d8 <ADC1_CallBack>
	ADC1_InterruptEnable(Injected);
 8001db0:	2001      	movs	r0, #1
 8001db2:	f7ff fc6f 	bl	8001694 <ADC1_InterruptEnable>
	/****************/
	GPIO_SetMode(PORTA, PIN11, ALTERNATE);
 8001db6:	2202      	movs	r2, #2
 8001db8:	210b      	movs	r1, #11
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f7ff f8b4 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetMode(PORTA, PIN12, ALTERNATE);
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	210c      	movs	r1, #12
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f7ff f8af 	bl	8000f28 <GPIO_SetMode>
	GPIO_SetAlternateFunc(PORTA, PIN11, AF8);
 8001dca:	2208      	movs	r2, #8
 8001dcc:	210b      	movs	r1, #11
 8001dce:	2000      	movs	r0, #0
 8001dd0:	f7ff fa3e 	bl	8001250 <GPIO_SetAlternateFunc>
	GPIO_SetAlternateFunc(PORTA, PIN12, AF8);
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	210c      	movs	r1, #12
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7ff fa39 	bl	8001250 <GPIO_SetAlternateFunc>
	/***************/
	USART6_Init();
 8001dde:	f000 f9c1 	bl	8002164 <USART6_Init>
	NVIC_EnableInterrupt(USART6);
 8001de2:	2047      	movs	r0, #71	; 0x47
 8001de4:	f000 f90a 	bl	8001ffc <NVIC_EnableInterrupt>
	USART6_TX_InterruptState(TX_INT_Enable);
 8001de8:	2001      	movs	r0, #1
 8001dea:	f000 f9eb 	bl	80021c4 <USART6_TX_InterruptState>

	while(1)
	{
		Data = USART1_ReadDataRegister();
 8001dee:	f000 fa29 	bl	8002244 <USART1_ReadDataRegister>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <main+0xf8>)
 8001df8:	701a      	strb	r2, [r3, #0]
		ADC_Reading = ADC1_vReadInjectedSingleChannelAsynchronous(ADCx_CHANNEL8);
 8001dfa:	2008      	movs	r0, #8
 8001dfc:	f7ff fbfc 	bl	80015f8 <ADC1_vReadInjectedSingleChannelAsynchronous>
 8001e00:	4603      	mov	r3, r0
 8001e02:	461a      	mov	r2, r3
 8001e04:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <main+0xfc>)
 8001e06:	801a      	strh	r2, [r3, #0]
		ADC1_InjectedSwStartEnable();
 8001e08:	f7ff fc0a 	bl	8001620 <ADC1_InjectedSwStartEnable>
		Data = USART1_ReadDataRegister();
 8001e0c:	e7ef      	b.n	8001dee <main+0xce>
 8001e0e:	bf00      	nop
 8001e10:	08001e21 	.word	0x08001e21
 8001e14:	08001fb9 	.word	0x08001fb9
 8001e18:	20000040 	.word	0x20000040
 8001e1c:	20000042 	.word	0x20000042

08001e20 <CAR_Control>:

	}

}
void CAR_Control(void)
{	u8 car_mode = Data;
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4b63      	ldr	r3, [pc, #396]	; (8001fb4 <CAR_Control+0x194>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	71fb      	strb	r3, [r7, #7]
	switch(car_mode)
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	3b31      	subs	r3, #49	; 0x31
 8001e30:	2b49      	cmp	r3, #73	; 0x49
 8001e32:	f200 80ba 	bhi.w	8001faa <CAR_Control+0x18a>
 8001e36:	a201      	add	r2, pc, #4	; (adr r2, 8001e3c <CAR_Control+0x1c>)
 8001e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e3c:	08001f8d 	.word	0x08001f8d
 8001e40:	08001f93 	.word	0x08001f93
 8001e44:	08001f99 	.word	0x08001f99
 8001e48:	08001f9f 	.word	0x08001f9f
 8001e4c:	08001fa5 	.word	0x08001fa5
 8001e50:	08001fab 	.word	0x08001fab
 8001e54:	08001fab 	.word	0x08001fab
 8001e58:	08001fab 	.word	0x08001fab
 8001e5c:	08001fab 	.word	0x08001fab
 8001e60:	08001fab 	.word	0x08001fab
 8001e64:	08001fab 	.word	0x08001fab
 8001e68:	08001fab 	.word	0x08001fab
 8001e6c:	08001fab 	.word	0x08001fab
 8001e70:	08001fab 	.word	0x08001fab
 8001e74:	08001fab 	.word	0x08001fab
 8001e78:	08001fab 	.word	0x08001fab
 8001e7c:	08001fab 	.word	0x08001fab
 8001e80:	08001fab 	.word	0x08001fab
 8001e84:	08001fab 	.word	0x08001fab
 8001e88:	08001fab 	.word	0x08001fab
 8001e8c:	08001fab 	.word	0x08001fab
 8001e90:	08001fab 	.word	0x08001fab
 8001e94:	08001fab 	.word	0x08001fab
 8001e98:	08001fab 	.word	0x08001fab
 8001e9c:	08001fab 	.word	0x08001fab
 8001ea0:	08001fab 	.word	0x08001fab
 8001ea4:	08001fab 	.word	0x08001fab
 8001ea8:	08001fab 	.word	0x08001fab
 8001eac:	08001fab 	.word	0x08001fab
 8001eb0:	08001fab 	.word	0x08001fab
 8001eb4:	08001fab 	.word	0x08001fab
 8001eb8:	08001fab 	.word	0x08001fab
 8001ebc:	08001fab 	.word	0x08001fab
 8001ec0:	08001fab 	.word	0x08001fab
 8001ec4:	08001fab 	.word	0x08001fab
 8001ec8:	08001fab 	.word	0x08001fab
 8001ecc:	08001fab 	.word	0x08001fab
 8001ed0:	08001fab 	.word	0x08001fab
 8001ed4:	08001fab 	.word	0x08001fab
 8001ed8:	08001fab 	.word	0x08001fab
 8001edc:	08001fab 	.word	0x08001fab
 8001ee0:	08001fab 	.word	0x08001fab
 8001ee4:	08001fab 	.word	0x08001fab
 8001ee8:	08001fab 	.word	0x08001fab
 8001eec:	08001fab 	.word	0x08001fab
 8001ef0:	08001fab 	.word	0x08001fab
 8001ef4:	08001fab 	.word	0x08001fab
 8001ef8:	08001fab 	.word	0x08001fab
 8001efc:	08001f81 	.word	0x08001f81
 8001f00:	08001fab 	.word	0x08001fab
 8001f04:	08001fab 	.word	0x08001fab
 8001f08:	08001f7b 	.word	0x08001f7b
 8001f0c:	08001fab 	.word	0x08001fab
 8001f10:	08001fab 	.word	0x08001fab
 8001f14:	08001fab 	.word	0x08001fab
 8001f18:	08001fab 	.word	0x08001fab
 8001f1c:	08001fab 	.word	0x08001fab
 8001f20:	08001fab 	.word	0x08001fab
 8001f24:	08001fab 	.word	0x08001fab
 8001f28:	08001fab 	.word	0x08001fab
 8001f2c:	08001fab 	.word	0x08001fab
 8001f30:	08001fab 	.word	0x08001fab
 8001f34:	08001fab 	.word	0x08001fab
 8001f38:	08001fab 	.word	0x08001fab
 8001f3c:	08001fab 	.word	0x08001fab
 8001f40:	08001fab 	.word	0x08001fab
 8001f44:	08001f75 	.word	0x08001f75
 8001f48:	08001fab 	.word	0x08001fab
 8001f4c:	08001fab 	.word	0x08001fab
 8001f50:	08001fab 	.word	0x08001fab
 8001f54:	08001f65 	.word	0x08001f65
 8001f58:	08001fab 	.word	0x08001fab
 8001f5c:	08001fab 	.word	0x08001fab
 8001f60:	08001f87 	.word	0x08001f87
	{
	/* In This case the car moves forward */
	case 'w':
		CAR_Moveforward();
 8001f64:	f7ff fc2a 	bl	80017bc <CAR_Moveforward>
		GPIO_SetPinValue(PORTA, PIN3, PIN_HIGH);
 8001f68:	2201      	movs	r2, #1
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f7ff f90d 	bl	800118c <GPIO_SetPinValue>
	break;
 8001f72:	e01b      	b.n	8001fac <CAR_Control+0x18c>
	/* In This case the car moves Backward */
	case 's':
		CAR_MovebackWard();
 8001f74:	f7ff fc52 	bl	800181c <CAR_MovebackWard>
	break;
 8001f78:	e018      	b.n	8001fac <CAR_Control+0x18c>
	/*In This case the car moves right*/
	case 'd':
		CAR_Moveright();
 8001f7a:	f7ff fc7f 	bl	800187c <CAR_Moveright>
	break;
 8001f7e:	e015      	b.n	8001fac <CAR_Control+0x18c>
	/*In This case the car moves left*/
	case'a':
		CAR_Moveleft();
 8001f80:	f7ff fcac 	bl	80018dc <CAR_Moveleft>
	break;
 8001f84:	e012      	b.n	8001fac <CAR_Control+0x18c>
	case'z':
		CAR_sTOP();
 8001f86:	f7ff fcd9 	bl	800193c <CAR_sTOP>
	break;
 8001f8a:	e00f      	b.n	8001fac <CAR_Control+0x18c>
	case'1':

		CAR_firstSpeed();
 8001f8c:	f7ff fce6 	bl	800195c <CAR_firstSpeed>
	break;
 8001f90:	e00c      	b.n	8001fac <CAR_Control+0x18c>
	case'2':

		CAR_secondSpeed();
 8001f92:	f7ff fd07 	bl	80019a4 <CAR_secondSpeed>
	break;
 8001f96:	e009      	b.n	8001fac <CAR_Control+0x18c>
	case'3':

		CAR_thirdSpeed();
 8001f98:	f7ff fd28 	bl	80019ec <CAR_thirdSpeed>
	break;
 8001f9c:	e006      	b.n	8001fac <CAR_Control+0x18c>
	case'4':

		CAR_fourthSpeed();
 8001f9e:	f7ff fd49 	bl	8001a34 <CAR_fourthSpeed>
	break;
 8001fa2:	e003      	b.n	8001fac <CAR_Control+0x18c>
	case'5':

		CAR_fifthSpeed();
 8001fa4:	f7ff fd6a 	bl	8001a7c <CAR_fifthSpeed>
	break;
 8001fa8:	e000      	b.n	8001fac <CAR_Control+0x18c>
	default:
		break;
 8001faa:	bf00      	nop
	}
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000040 	.word	0x20000040

08001fb8 <Voltage_Read>:
void Voltage_Read(void)
{	u32 voltage = 0;
 8001fb8:	b5b0      	push	{r4, r5, r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	607b      	str	r3, [r7, #4]
	voltage = Volt_SensorReading(ADC_Reading);
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <Voltage_Read+0x40>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff faa6 	bl	8001518 <Volt_SensorReading>
 8001fcc:	eef0 7a40 	vmov.f32	s15, s0
 8001fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fd4:	ee17 3a90 	vmov	r3, s15
 8001fd8:	607b      	str	r3, [r7, #4]
	USART6_SendNumberINT(ADC_Reading);
 8001fda:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <Voltage_Read+0x40>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	461c      	mov	r4, r3
 8001fe4:	4615      	mov	r5, r2
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	4629      	mov	r1, r5
 8001fea:	f000 f963 	bl	80022b4 <USART6_SendNumberINT>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000042 	.word	0x20000042

08001ffc <NVIC_EnableInterrupt>:
#include<NVIC_Prv.h>

static u8 Copy_u8Global = 0;

u8 NVIC_EnableInterrupt(INTERRUPT_Position Copy_uddtPosition)
{
 8001ffc:	b490      	push	{r4, r7}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
	u8 Local_u8ErrorState = OK;
 8002006:	2301      	movs	r3, #1
 8002008:	73fb      	strb	r3, [r7, #15]

	if(Copy_uddtPosition >= 0 && Copy_uddtPosition<=84)
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	2b54      	cmp	r3, #84	; 0x54
 800200e:	d813      	bhi.n	8002038 <NVIC_EnableInterrupt+0x3c>
	{
	NVIC->ISER[Copy_uddtPosition/NVIC_DIVISION] |= (1<<(Copy_uddtPosition % NVIC_REMINDER ));
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <NVIC_EnableInterrupt+0x4c>)
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	095b      	lsrs	r3, r3, #5
 8002016:	b2d8      	uxtb	r0, r3
 8002018:	4603      	mov	r3, r0
 800201a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800201e:	79fa      	ldrb	r2, [r7, #7]
 8002020:	f002 021f 	and.w	r2, r2, #31
 8002024:	2101      	movs	r1, #1
 8002026:	fa01 f202 	lsl.w	r2, r1, r2
 800202a:	4614      	mov	r4, r2
 800202c:	4a06      	ldr	r2, [pc, #24]	; (8002048 <NVIC_EnableInterrupt+0x4c>)
 800202e:	4601      	mov	r1, r0
 8002030:	4323      	orrs	r3, r4
 8002032:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002036:	e001      	b.n	800203c <NVIC_EnableInterrupt+0x40>
	}
	else
	{
		Local_u8ErrorState = NOK;
 8002038:	2302      	movs	r3, #2
 800203a:	73fb      	strb	r3, [r7, #15]
	}
	return Local_u8ErrorState;
 800203c:	7bfb      	ldrb	r3, [r7, #15]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bc90      	pop	{r4, r7}
 8002046:	4770      	bx	lr
 8002048:	e000e100 	.word	0xe000e100

0800204c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002050:	e7fe      	b.n	8002050 <NMI_Handler+0x4>

08002052 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002052:	b480      	push	{r7}
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002056:	e7fe      	b.n	8002056 <HardFault_Handler+0x4>

08002058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800205c:	e7fe      	b.n	800205c <MemManage_Handler+0x4>

0800205e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002062:	e7fe      	b.n	8002062 <BusFault_Handler+0x4>

08002064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002068:	e7fe      	b.n	8002068 <UsageFault_Handler+0x4>

0800206a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <SystemInit+0x20>)
 800209a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209e:	4a05      	ldr	r2, [pc, #20]	; (80020b4 <SystemInit+0x20>)
 80020a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <SYSTICK_ReadFlag>:
}
/***************************************************************************************************************************/
				/*****A Function To Read The Counter Done Counting and Reached Zero*****/
/***************************************************************************************************************************/
u8 SYSTICK_ReadFlag(void)//6
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
	u8 Flag = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	71fb      	strb	r3, [r7, #7]
	Flag = GET_BIT(SYSTICK->CTRL,COUNTFLAG);
 80020c2:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <SYSTICK_ReadFlag+0x28>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	0c1b      	lsrs	r3, r3, #16
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	71fb      	strb	r3, [r7, #7]
	return Flag;
 80020d0:	79fb      	ldrb	r3, [r7, #7]
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000e010 	.word	0xe000e010

080020e4 <SysTick_Handler>:
}
/***************************************************************************************************************************/
											/*****SYSTICK HANDLER*****/
/***************************************************************************************************************************/
void SysTick_Handler (void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
	 if(SYSTICK_PTR!= NULL)
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <SysTick_Handler+0x1c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d004      	beq.n	80020fa <SysTick_Handler+0x16>
	{
	SYSTICK_PTR();
 80020f0:	4b03      	ldr	r3, [pc, #12]	; (8002100 <SysTick_Handler+0x1c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4798      	blx	r3
	SYSTICK_ReadFlag();
 80020f6:	f7ff ffdf 	bl	80020b8 <SYSTICK_ReadFlag>
	 }
	 else
	 {
		 //donothing;
	 }
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000044 	.word	0x20000044

08002104 <USART_Init>:
#include<USART_Cfg.h>
static void (*USART1_PTR[2])(void)={0};
static void (*USART6_PTR[2])(void)={0};
u8 transmitter;
void USART_Init(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
	/*Select the USART1 OverSampling Type*/
#if OVERSAMPLING_TYPE == OverSample16
	USART1->CR1.OVER8 = 0;
 8002108:	4a15      	ldr	r2, [pc, #84]	; (8002160 <USART_Init+0x5c>)
 800210a:	68d3      	ldr	r3, [r2, #12]
 800210c:	f36f 33cf 	bfc	r3, #15, #1
 8002110:	60d3      	str	r3, [r2, #12]
	USART1->CR1.OVER8 = 1;
#else
	#error"Undefined OverSample Type"
#endif
	/*Set the USART1 BaudRate*/
	USART1->BRR |=(MANTISSA_VALUE<<4)|(DIV_FRACTION_value);   	// MANTISSA 104 VALUE // DIV_FRACTION 3 VALUE
 8002112:	4b13      	ldr	r3, [pc, #76]	; (8002160 <USART_Init+0x5c>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4a12      	ldr	r2, [pc, #72]	; (8002160 <USART_Init+0x5c>)
 8002118:	f443 63d0 	orr.w	r3, r3, #1664	; 0x680
 800211c:	f043 0303 	orr.w	r3, r3, #3
 8002120:	6093      	str	r3, [r2, #8]

	/*USART1 Word Length*/
#if WORDLENGTH == STOP_1_DATA_8
	USART1->CR1.M = 0;
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <USART_Init+0x5c>)
 8002124:	68d3      	ldr	r3, [r2, #12]
 8002126:	f36f 330c 	bfc	r3, #12, #1
 800212a:	60d3      	str	r3, [r2, #12]
	#error "Undefined Word Length Type"
#endif

	/*The USART1 parity State*/
#if PARITY_CONTROL == Parity_Disable
	USART1->CR1.PCE = 0;
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <USART_Init+0x5c>)
 800212e:	68d3      	ldr	r3, [r2, #12]
 8002130:	f36f 238a 	bfc	r3, #10, #1
 8002134:	60d3      	str	r3, [r2, #12]

	/*USART1 Transmit  State*/
#if USART1_TRANSMITTER_STATE == Transmitter_Disable
	USART1->CR1.TE = 0;
#elif USART1_TRANSMITTER_STATE == Transmitter_Enable
	USART1->CR1.TE = 1;
 8002136:	4a0a      	ldr	r2, [pc, #40]	; (8002160 <USART_Init+0x5c>)
 8002138:	68d3      	ldr	r3, [r2, #12]
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	60d3      	str	r3, [r2, #12]

	/*USART1 Receiver State*/
#if USART1_RECEIVER_STATE == Receiver_Disable
	USART1->CR1.RE = 0;
#elif USART1_RECEIVER_STATE == Receiver_Enable
	USART1->CR1.RE = 1;
 8002140:	4a07      	ldr	r2, [pc, #28]	; (8002160 <USART_Init+0x5c>)
 8002142:	68d3      	ldr	r3, [r2, #12]
 8002144:	f043 0304 	orr.w	r3, r3, #4
 8002148:	60d3      	str	r3, [r2, #12]

	/*USART1 State*/
#if USART1_STATE == Usart1_Disable
	USART1->CR1.UE = 0;
#elif USART1_STATE == Usart1_Enable
	USART1->CR1.UE = 1;
 800214a:	4a05      	ldr	r2, [pc, #20]	; (8002160 <USART_Init+0x5c>)
 800214c:	68d3      	ldr	r3, [r2, #12]
 800214e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002152:	60d3      	str	r3, [r2, #12]
#else
	#error"Undefined USART1 State"
#endif

}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40011000 	.word	0x40011000

08002164 <USART6_Init>:
void USART6_Init(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

	/*Select the USART6 OverSampling Type*/
#if USART6_OVERSAMPLING_TYPE == OverSample16
	USART6->CR1.OVER8 = 0;
 8002168:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <USART6_Init+0x5c>)
 800216a:	68d3      	ldr	r3, [r2, #12]
 800216c:	f36f 33cf 	bfc	r3, #15, #1
 8002170:	60d3      	str	r3, [r2, #12]
	USART6->CR1.OVER8 = 1;
#else
	#error"Undefined OverSample Type"
#endif
	/*Set the USART6 BaudRate*/
	USART6->BRR |=(USART6_MANTISSA_VALUE<<4)|(USART6_DIV_FRACTION_value);   	// MANTISSA 104 VALUE // DIV_FRACTION 3 VALUE
 8002172:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <USART6_Init+0x5c>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <USART6_Init+0x5c>)
 8002178:	f443 63d0 	orr.w	r3, r3, #1664	; 0x680
 800217c:	f043 0303 	orr.w	r3, r3, #3
 8002180:	6093      	str	r3, [r2, #8]

	/*USART6 Word Length*/
#if USART6_WORDLENGTH == STOP_1_DATA_8
	USART6->CR1.M = 0;
 8002182:	4a0f      	ldr	r2, [pc, #60]	; (80021c0 <USART6_Init+0x5c>)
 8002184:	68d3      	ldr	r3, [r2, #12]
 8002186:	f36f 330c 	bfc	r3, #12, #1
 800218a:	60d3      	str	r3, [r2, #12]
	#error "Undefined Word Length Type"
#endif

	/*The USART6 parity State*/
#if USART6_PARITY_CONTROL == Parity_Disable
	USART6->CR1.PCE = 0;
 800218c:	4a0c      	ldr	r2, [pc, #48]	; (80021c0 <USART6_Init+0x5c>)
 800218e:	68d3      	ldr	r3, [r2, #12]
 8002190:	f36f 238a 	bfc	r3, #10, #1
 8002194:	60d3      	str	r3, [r2, #12]

	/*USART6 Transmit  State*/
#if USART6_TRANSMITTER_STATE == Transmitter_Disable
	USART6->CR1.TE = 0;
#elif USART6_TRANSMITTER_STATE == Transmitter_Enable
	USART6->CR1.TE = 1;
 8002196:	4a0a      	ldr	r2, [pc, #40]	; (80021c0 <USART6_Init+0x5c>)
 8002198:	68d3      	ldr	r3, [r2, #12]
 800219a:	f043 0308 	orr.w	r3, r3, #8
 800219e:	60d3      	str	r3, [r2, #12]

	/*USART6 Receiver State*/
#if USART6_RECEIVER_STATE == Receiver_Disable
	USART6->CR1.RE = 0;
#elif USART6_RECEIVER_STATE == Receiver_Enable
	USART6->CR1.RE = 1;
 80021a0:	4a07      	ldr	r2, [pc, #28]	; (80021c0 <USART6_Init+0x5c>)
 80021a2:	68d3      	ldr	r3, [r2, #12]
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	60d3      	str	r3, [r2, #12]
	#error"Undefined Receiver State"
#endif

	/*USART6 State*/
#if USART6_STATE == Usart6_Enable
	USART6->CR1.UE = 1;
 80021aa:	4a05      	ldr	r2, [pc, #20]	; (80021c0 <USART6_Init+0x5c>)
 80021ac:	68d3      	ldr	r3, [r2, #12]
 80021ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021b2:	60d3      	str	r3, [r2, #12]
#elif USART6_STATE == Usart6_Disable
	USART6->CR1.UE = 0;
#else
	#error"Undefined USART6 State"
#endif
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40011400 	.word	0x40011400

080021c4 <USART6_TX_InterruptState>:
	default:
		break;
	}
}
void USART6_TX_InterruptState(USART_TX_Int_state TX_INT)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
	switch(TX_INT)
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <USART6_TX_InterruptState+0x16>
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d006      	beq.n	80021e6 <USART6_TX_InterruptState+0x22>
	break;
	case TX_INT_Enable:
		USART6->CR1.TXEIE = 1;
	break;
	default:
		break;
 80021d8:	e00b      	b.n	80021f2 <USART6_TX_InterruptState+0x2e>
		USART6->CR1.TXEIE = 0;
 80021da:	4a09      	ldr	r2, [pc, #36]	; (8002200 <USART6_TX_InterruptState+0x3c>)
 80021dc:	68d3      	ldr	r3, [r2, #12]
 80021de:	f36f 13c7 	bfc	r3, #7, #1
 80021e2:	60d3      	str	r3, [r2, #12]
	break;
 80021e4:	e005      	b.n	80021f2 <USART6_TX_InterruptState+0x2e>
		USART6->CR1.TXEIE = 1;
 80021e6:	4a06      	ldr	r2, [pc, #24]	; (8002200 <USART6_TX_InterruptState+0x3c>)
 80021e8:	68d3      	ldr	r3, [r2, #12]
 80021ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021ee:	60d3      	str	r3, [r2, #12]
	break;
 80021f0:	bf00      	nop
	}
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40011400 	.word	0x40011400

08002204 <USART1_RX_InterruptState>:
void USART1_RX_InterruptState(USART_RX_Int_state RX_INT)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
	switch(RX_INT)
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <USART1_RX_InterruptState+0x16>
 8002214:	2b01      	cmp	r3, #1
 8002216:	d006      	beq.n	8002226 <USART1_RX_InterruptState+0x22>
	case RX_INT_Enable:
		USART1->CR1.RXNEIE = 1;
	break;

	}
}
 8002218:	e00b      	b.n	8002232 <USART1_RX_InterruptState+0x2e>
		USART1->CR1.RXNEIE = 0;
 800221a:	4a09      	ldr	r2, [pc, #36]	; (8002240 <USART1_RX_InterruptState+0x3c>)
 800221c:	68d3      	ldr	r3, [r2, #12]
 800221e:	f36f 1345 	bfc	r3, #5, #1
 8002222:	60d3      	str	r3, [r2, #12]
	break;
 8002224:	e005      	b.n	8002232 <USART1_RX_InterruptState+0x2e>
		USART1->CR1.RXNEIE = 1;
 8002226:	4a06      	ldr	r2, [pc, #24]	; (8002240 <USART1_RX_InterruptState+0x3c>)
 8002228:	68d3      	ldr	r3, [r2, #12]
 800222a:	f043 0320 	orr.w	r3, r3, #32
 800222e:	60d3      	str	r3, [r2, #12]
	break;
 8002230:	bf00      	nop
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	40011000 	.word	0x40011000

08002244 <USART1_ReadDataRegister>:
		ptr_u8Data[Counter] = USART6_ReceiveData();
	}
}

u8 USART1_ReadDataRegister(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
	return USART1->DR;
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <USART1_ReadDataRegister+0x14>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	b2db      	uxtb	r3, r3
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40011000 	.word	0x40011000

0800225c <USART1_CallBack>:
		USART6_SendData((u_Number%10)+48);
		u_Number =u_Number /10;
	}
}
void USART1_CallBack(void(*ptr)(void),USART_INT_t Int_Type)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	70fb      	strb	r3, [r7, #3]
	switch(Int_Type)
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <USART1_CallBack+0x18>
 800226e:	2b01      	cmp	r3, #1
 8002270:	d004      	beq.n	800227c <USART1_CallBack+0x20>
	case RX_Interrupt:
		USART1_PTR[1]= ptr;

	break;
	}
}
 8002272:	e007      	b.n	8002284 <USART1_CallBack+0x28>
		USART1_PTR[0] = ptr;
 8002274:	4a06      	ldr	r2, [pc, #24]	; (8002290 <USART1_CallBack+0x34>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6013      	str	r3, [r2, #0]
	break;
 800227a:	e003      	b.n	8002284 <USART1_CallBack+0x28>
		USART1_PTR[1]= ptr;
 800227c:	4a04      	ldr	r2, [pc, #16]	; (8002290 <USART1_CallBack+0x34>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6053      	str	r3, [r2, #4]
	break;
 8002282:	bf00      	nop
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	20000048 	.word	0x20000048

08002294 <USART6_Transmitdata>:

	break;
	}
}
void USART6_Transmitdata(u8 data)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
	transmitter =data;
 800229e:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <USART6_Transmitdata+0x1c>)
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	7013      	strb	r3, [r2, #0]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	20000050 	.word	0x20000050

080022b4 <USART6_SendNumberINT>:
void USART6_SendNumberINT(s64 S_Number)
{
 80022b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022b8:	b086      	sub	sp, #24
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	e9c7 0102 	strd	r0, r1, [r7, #8]
	u64 u_Number = 1;
 80022c0:	f04f 0201 	mov.w	r2, #1
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (S_Number == 0)
 80022cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	d102      	bne.n	80022da <USART6_SendNumberINT+0x26>
	{
		USART6_Transmitdata('0');
 80022d4:	2030      	movs	r0, #48	; 0x30
 80022d6:	f7ff ffdd 	bl	8002294 <USART6_Transmitdata>
	}
	if(S_Number < 0)
 80022da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	da41      	bge.n	8002366 <USART6_SendNumberINT+0xb2>
	{
		USART6_Transmitdata('0');
 80022e2:	2030      	movs	r0, #48	; 0x30
 80022e4:	f7ff ffd6 	bl	8002294 <USART6_Transmitdata>
		S_Number *=-1;
 80022e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022ec:	2100      	movs	r1, #0
 80022ee:	f1d2 0800 	rsbs	r8, r2, #0
 80022f2:	eb61 0903 	sbc.w	r9, r1, r3
 80022f6:	e9c7 8902 	strd	r8, r9, [r7, #8]
	}
	while(S_Number != 0 )
 80022fa:	e034      	b.n	8002366 <USART6_SendNumberINT+0xb2>
	{
		u_Number = ((u_Number * 10)+(S_Number % 10));
 80022fc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002300:	4642      	mov	r2, r8
 8002302:	464b      	mov	r3, r9
 8002304:	f04f 0000 	mov.w	r0, #0
 8002308:	f04f 0100 	mov.w	r1, #0
 800230c:	0099      	lsls	r1, r3, #2
 800230e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002312:	0090      	lsls	r0, r2, #2
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	eb12 0408 	adds.w	r4, r2, r8
 800231c:	eb43 0509 	adc.w	r5, r3, r9
 8002320:	1923      	adds	r3, r4, r4
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	eb45 0305 	adc.w	r3, r5, r5
 8002328:	607b      	str	r3, [r7, #4]
 800232a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800232e:	46a0      	mov	r8, r4
 8002330:	46a9      	mov	r9, r5
 8002332:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002336:	f04f 020a 	mov.w	r2, #10
 800233a:	f04f 0300 	mov.w	r3, #0
 800233e:	f7fe fa81 	bl	8000844 <__aeabi_ldivmod>
 8002342:	eb18 0a02 	adds.w	sl, r8, r2
 8002346:	eb49 0b03 	adc.w	fp, r9, r3
 800234a:	e9c7 ab04 	strd	sl, fp, [r7, #16]
		S_Number = S_Number / 10;
 800234e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002352:	f04f 020a 	mov.w	r2, #10
 8002356:	f04f 0300 	mov.w	r3, #0
 800235a:	f7fe fa73 	bl	8000844 <__aeabi_ldivmod>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(S_Number != 0 )
 8002366:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800236a:	4313      	orrs	r3, r2
 800236c:	d1c6      	bne.n	80022fc <USART6_SendNumberINT+0x48>
	}
	while(u_Number != 1)
 800236e:	e019      	b.n	80023a4 <USART6_SendNumberINT+0xf0>
	{
		USART6_Transmitdata((u_Number%10)+48);
 8002370:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002374:	f04f 020a 	mov.w	r2, #10
 8002378:	f04f 0300 	mov.w	r3, #0
 800237c:	f7fe fab2 	bl	80008e4 <__aeabi_uldivmod>
 8002380:	b2d3      	uxtb	r3, r2
 8002382:	3330      	adds	r3, #48	; 0x30
 8002384:	b2db      	uxtb	r3, r3
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff ff84 	bl	8002294 <USART6_Transmitdata>
		u_Number =u_Number /10;
 800238c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002390:	f04f 020a 	mov.w	r2, #10
 8002394:	f04f 0300 	mov.w	r3, #0
 8002398:	f7fe faa4 	bl	80008e4 <__aeabi_uldivmod>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	while(u_Number != 1)
 80023a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80023a8:	1e51      	subs	r1, r2, #1
 80023aa:	430b      	orrs	r3, r1
 80023ac:	d1e0      	bne.n	8002370 <USART6_SendNumberINT+0xbc>
	}
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080023bc <USART1_IRQHandler>:
			USART6_Transmitdata(Str[i]);
			i++;
		}
}
void USART1_IRQHandler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
	u8 temp =0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	71fb      	strb	r3, [r7, #7]
	{
		USART1_PTR[0]();
		USART1->DR = temp;
	}
	*/
	if(GET_BIT(USART1->SR,SR_RXNE)==1)
 80023c6:	4b08      	ldr	r3, [pc, #32]	; (80023e8 <USART1_IRQHandler+0x2c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	095b      	lsrs	r3, r3, #5
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d105      	bne.n	80023e0 <USART1_IRQHandler+0x24>
	{
		USART1_PTR[1]();
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <USART1_IRQHandler+0x30>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4798      	blx	r3
		temp = USART1->DR;
 80023da:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <USART1_IRQHandler+0x2c>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	71fb      	strb	r3, [r7, #7]
	}

}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40011000 	.word	0x40011000
 80023ec:	20000048 	.word	0x20000048

080023f0 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
	u8 temp = 0 ;
 80023f6:	2300      	movs	r3, #0
 80023f8:	71fb      	strb	r3, [r7, #7]
	if(GET_BIT(USART6->SR,SR_TXE)==1)
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <USART6_IRQHandler+0x2c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	09db      	lsrs	r3, r3, #7
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b01      	cmp	r3, #1
 8002406:	d103      	bne.n	8002410 <USART6_IRQHandler+0x20>
	{
		USART6->DR =transmitter;
 8002408:	4b05      	ldr	r3, [pc, #20]	; (8002420 <USART6_IRQHandler+0x30>)
 800240a:	781a      	ldrb	r2, [r3, #0]
 800240c:	4b03      	ldr	r3, [pc, #12]	; (800241c <USART6_IRQHandler+0x2c>)
 800240e:	605a      	str	r2, [r3, #4]
	{
		USART6_PTR[1]();
		temp = USART6->DR;
	}
	*/
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40011400 	.word	0x40011400
 8002420:	20000050 	.word	0x20000050

08002424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800245c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002428:	480d      	ldr	r0, [pc, #52]	; (8002460 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800242a:	490e      	ldr	r1, [pc, #56]	; (8002464 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800242c:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002430:	e002      	b.n	8002438 <LoopCopyDataInit>

08002432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002436:	3304      	adds	r3, #4

08002438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800243c:	d3f9      	bcc.n	8002432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243e:	4a0b      	ldr	r2, [pc, #44]	; (800246c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002440:	4c0b      	ldr	r4, [pc, #44]	; (8002470 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002444:	e001      	b.n	800244a <LoopFillZerobss>

08002446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002448:	3204      	adds	r2, #4

0800244a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800244c:	d3fb      	bcc.n	8002446 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800244e:	f7ff fe21 	bl	8002094 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002452:	f000 f811 	bl	8002478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002456:	f7ff fc63 	bl	8001d20 <main>
  bx  lr    
 800245a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800245c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002464:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8002468:	080024e8 	.word	0x080024e8
  ldr r2, =_sbss
 800246c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8002470:	20000054 	.word	0x20000054

08002474 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002474:	e7fe      	b.n	8002474 <DMA1_Stream0_IRQHandler>
	...

08002478 <__libc_init_array>:
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	4d0d      	ldr	r5, [pc, #52]	; (80024b0 <__libc_init_array+0x38>)
 800247c:	4c0d      	ldr	r4, [pc, #52]	; (80024b4 <__libc_init_array+0x3c>)
 800247e:	1b64      	subs	r4, r4, r5
 8002480:	10a4      	asrs	r4, r4, #2
 8002482:	2600      	movs	r6, #0
 8002484:	42a6      	cmp	r6, r4
 8002486:	d109      	bne.n	800249c <__libc_init_array+0x24>
 8002488:	4d0b      	ldr	r5, [pc, #44]	; (80024b8 <__libc_init_array+0x40>)
 800248a:	4c0c      	ldr	r4, [pc, #48]	; (80024bc <__libc_init_array+0x44>)
 800248c:	f000 f818 	bl	80024c0 <_init>
 8002490:	1b64      	subs	r4, r4, r5
 8002492:	10a4      	asrs	r4, r4, #2
 8002494:	2600      	movs	r6, #0
 8002496:	42a6      	cmp	r6, r4
 8002498:	d105      	bne.n	80024a6 <__libc_init_array+0x2e>
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a0:	4798      	blx	r3
 80024a2:	3601      	adds	r6, #1
 80024a4:	e7ee      	b.n	8002484 <__libc_init_array+0xc>
 80024a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80024aa:	4798      	blx	r3
 80024ac:	3601      	adds	r6, #1
 80024ae:	e7f2      	b.n	8002496 <__libc_init_array+0x1e>
 80024b0:	080024e0 	.word	0x080024e0
 80024b4:	080024e0 	.word	0x080024e0
 80024b8:	080024e0 	.word	0x080024e0
 80024bc:	080024e4 	.word	0x080024e4

080024c0 <_init>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	bf00      	nop
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr

080024cc <_fini>:
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	bf00      	nop
 80024d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d2:	bc08      	pop	{r3}
 80024d4:	469e      	mov	lr, r3
 80024d6:	4770      	bx	lr
