Initializing gui preferences from file  /home/dm3233@drexel.edu/.synopsys_icc_prefs.tcl
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> source scripts/init_design_icc.tcl
Error: No Milkyway library is open. (UID-666)
Start to load technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0
Warning: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:01

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:01
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'fpu.CEL' now...
Total number of cell instances: 28683
Total number of nets: 30816
Total number of ports: 290 (include 0 PG ports)
Total number of hierarchical cell instances: 11

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
  saed32sram_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db
  saed32sram_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
  saed32sram_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
 Info: hierarchy_separator was changed to /
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_initial. (UIG-5)
icc_shell> source scripts/floorplan_icc.tcl
Information: connected 28683 power ports and 28683 ground ports
reconnected total 4 tie highs and 68 tie lows
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (3328,3328), dimensions (1672, 1672)
Number of terminals created: 290.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
fpu               290
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.601
        Number Of Rows = 240
        Core Width = 402.04
        Core Height = 401.28
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
28683 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      398M Data =        0M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      398M Data =        0M
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
28683 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      398M Data =        0M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      398M Data =        0M
Warning: The -num_cpus option is going to be obsolete and be removed in the next
         release.  Please use 'set_host_options -max_cores' instead.
Information: Got 1 additional Galaxy-FP license(s).
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 16
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block fpu_div
block fpu_mul
block fpu_add
block i_fpu_inq_sram
Above hierarchy nodes are selected for grouping
  28 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 28683 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 30704
Num     zero wt nets = 0
A net with highest fanout (496) is fpu_div/fpu_div_frac_dp/clk
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
start placement with 16 threads
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
  saed32sram_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db
  saed32sram_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
  saed32sram_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

30705 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:10
Elapsed time for rc extraction =    0:00:11
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.95
  Critical Path Slack:          59.55
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3032
  Leaf Cell Count:              28683
  Buf/Inv Cell Count:            1830
  Buf Cell Count:                 373
  Inv Cell Count:                1457
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     21496
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        53561.86
  Noncombinational Area:     43460.66
  Buf/Inv Area:               2609.80
  Total Buffer Area:           758.37
  Total Inverter Area:        1851.44
  Macro/Black Box Area:          0.00
  Net Area:                  59063.37
  Net XLength        :      441092.47
  Net YLength        :      404552.81
  -----------------------------------
  Cell Area:                 97022.52
  Design Area:              156085.90
  Net Length        :       845645.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         30787
  Nets With Violations:           211
  Max Trans Violations:           176
  Max Cap Violations:              51
  -----------------------------------

CPU time for timing report =    0:00:01
Elapsed time for timing report =    0:00:02
Info: worst slack in the design is 59.545712
CPU time for freeing timing design =    0:00:01
Elapsed time for freeing timing design =    0:00:02
No timing violation found. Will not run timing-driven placement.
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  26 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : fpu
Version    : L-2016.03-SP5-1
Date       : Wed May  8 22:23:16 2019
*********************************************

Total wirelength: 650964.83
Number of 100x100 tracks cell density regions: 676
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 63.35% (at 228 168 243 183)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:23:17 2019
****************************************
Std cell utilization: 60.14%  (381762/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 60.14%  (381762/(634800-0))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        381762   sites, (non-fixed:381762 fixed:0)
                      28683    cells, (non-fixed:28683  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       47 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:23:17 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 28683 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:23:20 2019
****************************************

avg cell displacement:    0.484 um ( 0.29 row height)
max cell displacement:    1.704 um ( 1.02 row height)
std deviation:            0.259 um ( 0.15 row height)
number of cell moved:     28683 cells (out of 28683 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_fp. (UIG-5)
icc_shell> source scripts/place_icc.tcl
Error: unknown command '`' (CMD-005)
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW1024x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x46' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x48' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW256x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW32x50' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW512x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x128' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x34' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM1RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW128x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW16x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x22' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x39' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW32x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x16' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x32' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x4' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'SRAM2RW64x8' cell in the 'saed32sram_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db, /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32sram_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
  saed32sram_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db
  saed32sram_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : Yes
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)

TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Updating database...

  Loading design 'fpu'
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done


 Beginning Buffering Optimizations
 ---------------------------------

 Collecting Buffer Trees ... Found 683

 Processing Buffer Trees ... 

    [69]  10% ...
    [138]  20% ...
    [207]  30% ...
    [276]  40% ...
    [345]  50% ...
    [414]  60% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[13]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[13]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[12]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[12]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[8]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[8]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[6]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[6]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[52]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[52]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[50]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[50]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[32]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[32]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[30]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[30]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[42]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[42]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[40]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[40]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN12' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[38]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN12' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[38]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN13' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[28]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN13' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[28]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN14' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[34]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN14' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[34]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN15' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN15' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN16' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[24]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN16' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[24]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN17' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[11]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN17' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[11]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN18' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[3]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN18' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[3]'. (PSYN-850)
    [483]  70% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN19' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[63]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN19' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[63]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN20' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[47]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN20' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[47]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN21' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN21' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN22' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[43]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN22' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[43]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN23' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[41]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN23' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[41]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN24' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[37]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN24' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[37]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN25' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[35]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN25' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[35]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN26' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[33]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN26' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[33]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN27' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[29]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN27' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[29]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN28' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[25]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN28' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[25]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN29' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[21]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN29' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[21]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN30' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[19]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN30' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[19]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN31' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[17]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN31' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[17]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN32' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[15]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN32' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[15]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN33' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[7]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN33' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[7]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN34' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN34' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN35' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[27]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN35' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[27]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN36' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN36' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN37' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[39]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN37' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[39]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN38' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[31]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN38' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[31]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN39' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[23]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN39' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[23]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN40' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN40' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN41' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[20]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN41' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[20]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN42' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[18]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN42' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[18]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN43' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[16]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN43' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[16]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN44' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[14]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN44' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[14]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN45' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[10]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN45' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[10]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN46' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[9]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN46' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[9]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN47' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[5]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN47' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[5]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN48' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[4]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN48' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[4]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN49' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN49' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN50' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[45]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN50' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[45]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN51' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[36]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN51' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[36]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN52' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN52' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN53' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN53' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[1]'. (PSYN-850)
    [552]  80% ...
Warning: New port 'fpu_add/fpu_add_frac_dp/IN6' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a1stg_faddsubop_inv'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN0' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/m6stg_step'. (PSYN-850)
    [621]  90% ...
Warning: New port 'fpu_add/fpu_add_frac_dp/IN7' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a6stg_step'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN8' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a6stg_step'. (PSYN-850)
Warning: New port 'i_fpu_inq_sram/IN0' is generated to sub_module 'i_fpu_inq_sram' as an additional of original port 'i_fpu_inq_sram/sehold'. (PSYN-850)
Warning: New port 'i_fpu_inq_sram/IN1' is generated to sub_module 'i_fpu_inq_sram' as an additional of original port 'i_fpu_inq_sram/reset_l'. (PSYN-850)
Warning: New port 'i_fpu_inq_sram/IN2' is generated to sub_module 'i_fpu_inq_sram' as an additional of original port 'i_fpu_inq_sram/reset_l'. (PSYN-850)
Warning: New port 'i_fpu_inq_sram/IN3' is generated to sub_module 'i_fpu_inq_sram' as an additional of original port 'i_fpu_inq_sram/reset_l'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN0' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN0' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN0' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN1' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_div/IN1' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN1' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN2' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN3' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN2' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN4' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN2' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/IN3' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_div/IN5' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN4' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_div/IN6' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN5' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN3' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN4' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN6' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN1' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN7' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN2' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN8' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/IN9' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN10' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN11' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN12' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN13' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN9' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN14' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_div/IN7' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN5' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN8' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN12' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN15' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN13' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN16' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/IN17' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN3' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN18' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul'. (PSYN-850)
Warning: New port 'fpu_div/IN9' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
    [683] 100% Done ...


Information: Automatic high-fanout synthesis deletes 900 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 835 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


 Estimating Design ...... 
 Done

Information: Updating database...

  Loading design 'fpu'
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 97496.2
  Total fixed cell area: 0.0
  Total physical cell area: 97496.2
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   97496.2      0.00       0.0       0.0                           2626623232.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   97496.2      0.00       0.0       0.0                           2626623232.0000
    0:00:05   97496.2      0.00       0.0       0.0                           2626623232.0000
    0:00:10   96861.6      0.00       0.0       0.0                           2607254784.0000
    0:00:10   96861.6      0.00       0.0       0.0                           2607254784.0000
    0:00:10   96861.6      0.00       0.0       0.0                           2607254784.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96861.6
  Total fixed cell area: 0.0
  Total physical cell area: 96861.6
  Core area: (5000 5000 407040 406280)


  No hold constraints

Information: Updating database...

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
44%...56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:25:58 2019
****************************************
Std cell utilization: 60.04%  (381129/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 60.04%  (381129/(634800-0))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        381129   sites, (non-fixed:381129 fixed:0)
                      28332    cells, (non-fixed:28332  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  1.88 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:25:58 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 28332 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:02 2019
****************************************

avg cell displacement:    0.487 um ( 0.29 row height)
max cell displacement:    1.747 um ( 1.04 row height)
std deviation:            0.264 um ( 0.16 row height)
number of cell moved:     28332 cells (out of 28332 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Updating database...

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:15 2019
****************************************
Std cell utilization: 60.04%  (381129/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 60.04%  (381129/(634800-0))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        381129   sites, (non-fixed:381129 fixed:0)
                      28332    cells, (non-fixed:28332  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  1.88 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:15 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:15 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock
Information: Replaced the library cell of fpu_div/U22 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_div/U21 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/U50 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/U34 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_add/U58 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_add/U109 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U49 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U196 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U16 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U15 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U12 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U47 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U121 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U3 from AND2X1_RVT to AND2X4_RVT. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U331 from INVX0_RVT to IBUFFX32_RVT. (CTS-152)
Information: Replaced the library cell of U2145 from NOR2X0_RVT to NOR2X4_RVT. (CTS-152)
Information: Replaced the library cell of U2144 from INVX1_RVT to IBUFFX32_RVT. (CTS-152)
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0263036.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0263036.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 4751690.000000
CTS: BA: Max skew at toplevel pins = 4751691.500000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net gclk
CTS:  clock gate levels = 4
CTS:    clock sink pins = 4552
CTS:    level  4: gates = 15
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   IBUFFX16_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX32_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX2_RVT
CTS:   NBUFFX16_RVT
CTS:   DELLN3X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN1X2_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   INVX32_RVT
CTS:   INVX2_RVT
CTS:   INVX1_RVT
CTS:   INVX16_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX4_RVT
CTS:   IBUFFX32_RVT
CTS:   IBUFFX2_RVT
CTS:   IBUFFX16_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX16_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   IBUFFX4_RVT
CTS:   INVX2_RVT
CTS:   NBUFFX2_RVT
CTS:   IBUFFX2_RVT
CTS:   INVX1_RVT
CTS:   NBUFFX32_RVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN3X2_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
Information: Removing clock transition on clock ideal_clock ... (CTS-103)
Information: Removing clock transition on clock ideal_clock ... (CTS-103)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n3375
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U331/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U3/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.040342
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I1 from INVX16_RVT to IBUFFX16_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2390
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U121/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U47/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/INVX8_RVT_G4B2I1 from INVX8_RVT to INVX32_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0
CTS:        driving pin = fpu_mul/i_m4stg_frac/U12/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/INVX8_RVT_G4B2I1 from INVX8_RVT to IBUFFX16_RVT. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/INVX16_RVT_G4B1I3 from INVX16_RVT to INVX32_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb1
CTS:        driving pin = fpu_mul/i_m4stg_frac/U15/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1084
CTS:        driving pin = fpu_mul/i_m4stg_frac/U16/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n1466
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U196/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U49/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/INVX8_RVT_G4B2I1 from INVX8_RVT to INVX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B1I4 from INVX16_RVT to INVX32_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n980
CTS:        driving pin = fpu_add/U109/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/clk
CTS:        driving pin = fpu_add/U58/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of fpu_add/INVX4_RVT_G4B2I1 from INVX4_RVT to INVX32_RVT. (CTS-152)
Information: Replaced the library cell of fpu_add/INVX16_RVT_G4B1I1 from INVX16_RVT to INVX32_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/clk
CTS:        driving pin = fpu_mul/U34/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of fpu_mul/INVX4_RVT_G4B2I1 from INVX4_RVT to INVX32_RVT. (CTS-152)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n587
CTS:        driving pin = fpu_mul/U50/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_exp_dp/clk
CTS:        driving pin = fpu_div/U21/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n387
CTS:        driving pin = fpu_div/U22/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = rclk
CTS:        driving pin = U2145/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of INVX32_RVT_G3B1I6 from INVX32_RVT to INVX16_RVT. (CTS-152)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n686
CTS:        driving pin = U2144/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Replaced the library cell of NBUFFX2_RVT_G2B3I1 from NBUFFX2_RVT to NBUFFX8_RVT. (CTS-152)
Information: Replaced the library cell of IBUFFX4_RVT_G2B2I1 from IBUFFX4_RVT to INVX1_RVT. (CTS-152)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     16 seconds
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      18 gated clock nets synthesized
CTS:       9 buffer trees inserted
CTS:      54 buffers used (total size = 282.1)
CTS:      72 clock nets total capacitance = worst[5886.661 5886.661]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      18 gated clock nets synthesized
CTS:       9 buffer trees inserted
CTS:      54 buffers used (total size = 282.1)
CTS:      72 clock nets total capacitance = worst[5886.661 5886.661]

CTS: Starting block level clock tree optimization
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net gclk
CTS:  clock gate levels = 4
CTS:    clock sink pins = 4552
CTS:    level  4: gates = 15
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   IBUFFX16_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX32_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX2_RVT
CTS:   NBUFFX16_RVT
CTS:   DELLN3X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN1X2_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   INVX32_RVT
CTS:   INVX2_RVT
CTS:   INVX1_RVT
CTS:   INVX16_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX4_RVT
CTS:   IBUFFX32_RVT
CTS:   IBUFFX2_RVT
CTS:   IBUFFX16_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX16_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   IBUFFX4_RVT
CTS:   INVX2_RVT
CTS:   NBUFFX2_RVT
CTS:   IBUFFX2_RVT
CTS:   INVX1_RVT
CTS:   NBUFFX32_RVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN3X2_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_div/n387
CTS:   driving pin = fpu_div/U22/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_div/fpu_div_exp_dp/clk
CTS:   driving pin = fpu_div/U21/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/n587
CTS:   driving pin = fpu_mul/U50/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/fpu_mul_exp_dp/clk
CTS:   driving pin = fpu_mul/U34/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_add/fpu_add_exp_dp/clk
CTS:   driving pin = fpu_add/U58/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_add/n980
CTS:   driving pin = fpu_add/U109/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_div/fpu_div_frac_dp/clk
CTS:   driving pin = fpu_div/fpu_div_frac_dp/U49/Y
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/INVX8_RVT_G4B2I1 from INVX32_RVT to IBUFFX16_RVT. (CTS-152)

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_div/fpu_div_frac_dp/n1466
CTS:   driving pin = fpu_div/fpu_div_frac_dp/U196/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/i_m4stg_frac/n1084
CTS:   driving pin = fpu_mul/i_m4stg_frac/U16/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/i_m4stg_frac/clk_enb1
CTS:   driving pin = fpu_mul/i_m4stg_frac/U15/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/i_m4stg_frac/clk_enb0
CTS:   driving pin = fpu_mul/i_m4stg_frac/U12/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/fpu_mul_frac_dp/clk
CTS:   driving pin = fpu_mul/fpu_mul_frac_dp/U47/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_mul/fpu_mul_frac_dp/n2390
CTS:   driving pin = fpu_mul/fpu_mul_frac_dp/U121/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_add/fpu_add_frac_dp/clk
CTS:   driving pin = fpu_add/fpu_add_frac_dp/U3/Y

CTS: gate level 4 clock tree optimization
CTS:   clock net   = fpu_add/fpu_add_frac_dp/n3375
CTS:   driving pin = fpu_add/fpu_add_frac_dp/U331/Y

CTS: gate level 3 clock tree optimization
CTS:   clock net   = rclk
CTS:   driving pin = U2145/Y

CTS: gate level 2 clock tree optimization
CTS:   clock net   = n686
CTS:   driving pin = U2144/Y
Information: Replaced the library cell of INVX32_RVT_G2B4I1 from INVX32_RVT to INVX8_RVT. (CTS-152)

CTS: gate level 1 clock tree optimization
CTS:   clock net   = gclk
CTS:   driving pin = gclk
Information: Replaced the library cell of IBUFFX4_RVT_G1B3I1 from IBUFFX4_RVT to INVX2_RVT. (CTS-152)

CTS: Clock tree optimization completed successfully
CTS: ------------------------------------------------
CTS: Clock Tree Optimization Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      18 gated clock nets synthesized
CTS:       9 buffer trees inserted
CTS:      54 buffers used (total size = 271.934)
CTS:      72 clock nets total capacitance = worst[5853.951 5853.951]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      18 gated clock nets synthesized
CTS:       9 buffer trees inserted
CTS:      54 buffers used (total size = 271.934)
CTS:      72 clock nets total capacitance = worst[5853.951 5853.951]

CTS: ==================================================
CTS:   Elapsed time: 22 seconds
CTS:   CPU time:     22 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0263036.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0263036.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: Prepare sources for clock domain ideal_clock

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:52 2019
****************************************
Std cell utilization: 60.26%  (382554/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 60.17%  (381015/(634800-1543))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        382554   sites, (non-fixed:381015 fixed:1539)
                      28386    cells, (non-fixed:28315  fixed:71)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1543     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  1.88 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:52 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 109 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:26:54 2019
****************************************

avg cell displacement:    0.784 um ( 0.47 row height)
max cell displacement:    2.067 um ( 1.24 row height)
std deviation:            0.615 um ( 0.37 row height)
number of cell moved:       246 cells (out of 28315 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
Invalidate design extracted status
CTS Successful 
Report clock tree summary results after clock tree synthesis
 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:27:05 2019
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock          4552      54        71        0.1540    0.3887      0            271.9341
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock 
enable delay detour in ctdn

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock

Pruning library cells (r/f, pwr)
    Min drive = -0.0251033.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0251033.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate NBUFFX16_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate NBUFFX4_RVT.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Final pruned inverter set (7 inverters):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT


Initializing parameters for clock ideal_clock:
Root pin: gclk
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -0.245 ns
Using the following target skews for incremental optimization:
  Corner 'max': -0.245 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns


Starting optimization for clock ideal_clock.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns

************************************************
* Preoptimization report (clock 'ideal_clock') *
************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.381 0.089 0.381)
    Estimated Insertion Delay (r/f/b) = (0.651 0.461 0.651)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.028 0.003 0.028)
    Estimated Insertion Delay (r/f/b) = (0.036 0.012 0.036)
  Wire capacitance =  2.6 pf
  Total capacitance = 6.0 pf
  Max transition = 0.242 ns
  Cells = 72 (area=391.127594)
  Buffers = 3 (area=7.878464)
  Inverters = 59 (area=357.580566)
  Others = 9 (area=25.668545)
  Buffer Types
  ============
    NBUFFX2_RVT: 2
    NBUFFX8_RVT: 1
  Inverter Types
  ==============
    INVX1_RVT: 2
    INVX2_RVT: 1
    INVX0_RVT: 1
    INVX8_RVT: 6
    INVX4_RVT: 3
    IBUFFX32_RVT: 8
    INVX32_RVT: 9
    INVX16_RVT: 26
    IBUFFX16_RVT: 3
  Other Cells
  ===========
    AND2X4_RVT: 8
    NOR2X4_RVT: 1

Report DRC violations for clock ideal_clock (initial)
Warning: Max capacitance 208.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 407.461334 would be more appropriate. (CTS-382)
Warning: Max capacitance 208.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 844.643982 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock ideal_clock (initial)
 Start (0.008, 0.363), End (0.008, 0.363) 

RC optimization for clock 'ideal_clock'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
Coarse optimization for clock 'ideal_clock'
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 iteration 1: (0.318376, 0.357399) [1]
 iteration 2: (0.297118, 0.336141) [1]
 iteration 3: (0.296623, 0.335646) [1]
 Total 3 cells sized on clock ideal_clock (LP) (corner 1)
 Start (0.039, 0.367), End (0.039, 0.336) 

Detailed optimization for clock 'ideal_clock'
11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Starting optimization pass for clock ideal_clock:
Start path based optimization 
 Start (0.282, 0.544), End (0.282, 0.544) 

 Start (0.282, 0.544), End (0.282, 0.544) 

11%   20%   30%   40%   50%   61%   70%   80%   90%   100%   
 Start (0.282, 0.544), End (0.282, 0.544) 

 iteration 1: (0.260870, 0.542461) [0]
 iteration 2: (0.259038, 0.540629) [0]
 Total 2 cells sized on clock ideal_clock (LP) (corner 0)
 Start (0.282, 0.544), End (0.282, 0.541) 

 iteration 3: (0.257493, 0.539085) [0]
 Total 1 delay buffers added on clock ideal_clock (LP) (corner 0)
 Start (0.282, 0.541), End (0.282, 0.539) 

 Start (0.282, 0.539), End (0.282, 0.539) 

 iteration 4: (0.248152, 0.539085) [0]
 iteration 5: (0.203996, 0.539085) [0]
 iteration 6: (0.190644, 0.539085) [0]
 iteration 7: (0.180710, 0.539085) [0]
CTS: BA: Net 'gclk_G1B1I1_1'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'gclk_G1B1I1_1'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 16.664371
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Enable delay detour in CTO...
 iteration 8: (0.165308, 0.539085) [0]
CTS: BA: Net 'rclk_G3B2I1_1'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
 Total 2 delay buffers added on clock ideal_clock (SP) (corner 0)
 Total 3 cells sized on clock ideal_clock (SP) (corner 0)
 Start (0.282, 0.539), End (0.374, 0.539) 

 iteration 9: (0.160973, 0.543367) [0]
 iteration 10: (0.156668, 0.543367) [0]
 iteration 11: (0.139825, 0.543367) [0]
 iteration 12: (0.139414, 0.543367) [0]
 iteration 13: (0.136157, 0.543367) [0]
 iteration 14: (0.129653, 0.543367) [0]
 iteration 15: (0.126686, 0.542314) [0]
 iteration 16: (0.095031, 0.542231) [0]
 iteration 17: (0.075510, 0.542231) [0]
 iteration 18: (0.073697, 0.542231) [0]
 Total 4 delay buffers added on clock ideal_clock (SP) (corner 0)
 Total 6 cells sized on clock ideal_clock (SP) (corner 0)
 Start (0.374, 0.539), End (0.469, 0.542) 

Start area recovery: (0.468534, 0.542231)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Switch to low metal layer for clock 'ideal_clock':

 Total 38 out of 81 nets switched to low metal layer for clock 'ideal_clock' with largest cap change 14.11 percent
Switch metal layer for area recovery: (0.464280, 0.542231)
Deleting cell CTS_ideal_clock_CTO_delay23 and output net CTS_ideal_clock_CTO_delay231.
 iteration 1: (0.075040, 0.539319) [0]
 Total 1 buffers removed on clock ideal_clock  (corner 0)
 Start (0.464, 0.542), End (0.464, 0.539) 

Buffer removal for area recovery: (0.464280, 0.539319)
Area recovery optimization for clock 'ideal_clock':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.464280, 0.539319)

 Total 0 buffers removed (all paths) for clock 'ideal_clock'
Path buffer removal for area recovery: (0.464280, 0.539319)
Buffer pair removal for area recovery: (0.464280, 0.539319)
End area recovery: (0.464280, 0.539319)

*********************************************************
* Multicorner optimization report (clock 'ideal_clock') *
*********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.075 0.039 0.075)
    Estimated Insertion Delay (r/f/b) = (0.539 0.531 0.539)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.002 0.021)
    Estimated Insertion Delay (r/f/b) = (0.023 0.008 0.023)
  Wire capacitance =  2.7 pf
  Total capacitance = 5.9 pf
  Max transition = 0.328 ns
  Cells = 80 (area=271.425842)
  Buffers = 11 (area=48.287365)
  Inverters = 59 (area=198.232376)
  Others = 9 (area=24.906113)
  Buffer Types
  ============
    NBUFFX2_RVT: 8
    NBUFFX32_RVT: 3
  Inverter Types
  ==============
    INVX8_RVT: 26
    INVX16_RVT: 10
    INVX32_RVT: 3
    INVX1_RVT: 3
    INVX4_RVT: 6
    INVX2_RVT: 1
    INVX0_RVT: 9
    IBUFFX32_RVT: 1
  Other Cells
  ===========
    AND2X4_RVT: 7
    AND2X1_RVT: 1
    NOR2X4_RVT: 1


++ Longest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          4   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          4  73   75 f ( 111  107) 
 n686 (net)                             2  11                 
 U2145/A2 (NOR2X4_RVT)                           4   3   78 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                           70 113  191 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                71   3  193 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                38  26  219 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)               38   0  219 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)               26  29  248 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 fpu_add/fpu_add_frac_dp/U3/A1 (AND2X4_RVT)     26   1  250 r ( 265  234) 
 fpu_add/fpu_add_frac_dp/U3/Y (AND2X4_RVT)      99 119  369 r ( 266  234) 
 fpu_add/fpu_add_frac_dp/clk (net)      1  29                 
 fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1/A (INVX32_RVT)
                                               101   4  374 r ( 316  305) 
 fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1/Y (INVX32_RVT)
                                                57  45  418 f ( 317  305) 
 fpu_add/fpu_add_frac_dp/clk_G4B1I1 (net)
                                        8  90                 
 fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5/A (INVX8_RVT)
                                                58   3  422 f ( 386  283) 
 fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5/Y (INVX8_RVT)
                                               174 114  536 r ( 386  283) 
 fpu_add/fpu_add_frac_dp/clk_G4B2I5 (net)
                                       142 151                
 fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[56]/CLK (DFFX1_RVT)
                                               175   2  538 r ( 396  252) 


++ Shortest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          4   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          4  73   75 f ( 111  107) 
 n686 (net)                             2  11                 
 U2145/A2 (NOR2X4_RVT)                           4   3   78 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                           70 113  191 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                71   3  193 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                38  26  219 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)               38   0  219 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)               26  29  248 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 fpu_div/fpu_div_frac_dp/U49/A1 (AND2X1_RVT)    26   1  249 r ( 298  181) 
 fpu_div/fpu_div_frac_dp/U49/Y (AND2X1_RVT)     70  81  330 r ( 298  181) 
 fpu_div/fpu_div_frac_dp/clk (net)      1   7                 
 fpu_div/fpu_div_frac_dp/IBUFFX16_RVT_G4B1I1/A (INVX8_RVT)
                                                70   0  331 r ( 318  177) 
 fpu_div/fpu_div_frac_dp/IBUFFX16_RVT_G4B1I1/Y (INVX8_RVT)
                                                58  53  383 f ( 318  177) 
 fpu_div/fpu_div_frac_dp/clk_G4B1I1 (net)
                                        4  39                 
 fpu_div/fpu_div_frac_dp/INVX32_RVT_G4B2I1/A (INVX16_RVT)
                                                59   3  386 f ( 365  122) 
 fpu_div/fpu_div_frac_dp/INVX32_RVT_G4B2I1/Y (INVX16_RVT)
                                               118  80  466 r ( 364  122) 
 fpu_div/fpu_div_frac_dp/clk_G4B2I1 (net)
                                       160 181                
 fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[44]/CLK (DFFX1_RVT)
                                               118   1  467 r ( 361  121) 


++ Longest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          5   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          0   0    2 f ( 111  107) 
 n686 (net)                             2  11                 
 U2145/A2 (NOR2X4_RVT)                           2   1    3 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                            0   0    3 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                 4   2    6 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                 0   0    6 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)                0   0    6 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)                0   0    6 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 INVX16_RVT_G3B3I1/A (INVX4_RVT)                 5   2    8 r ( 207  290) 
 INVX16_RVT_G3B3I1/Y (INVX4_RVT)                 0   0    8 f ( 207  290) 
 rclk_G3B3I1_1 (net)                    8  63                 
 INVX8_RVT_G3B4I10/A (INVX4_RVT)                 2   1    9 f ( 188  291) 
 INVX8_RVT_G3B4I10/Y (INVX4_RVT)                 0   0    9 r ( 189  291) 
 rclk_G3B4I10_1 (net)                  61  83                 
 fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CLK (DFFX1_RVT)
                                                29  14   23 r (  27  255) 


++ Shortest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 NBUFFX2_RVT_G1B1I1/A (NBUFFX2_RVT)              2   1    1 r (  40   47) 
 NBUFFX2_RVT_G1B1I1/Y (NBUFFX2_RVT)              0   0    1 r (  40   47) 
 gclk_G1B1I1_1 (net)                    1  11                 
 CTS_ideal_clock_CTO_delay25/A (NBUFFX2_RVT)     2   1    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay25/Y (NBUFFX2_RVT)     0   0    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay251 (net)     1   1                 
 CTS_ideal_clock_CTO_delay24/A (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay24/Y (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay241 (net)     1   4                 
 CTS_ideal_clock_CTO_delay13/A (NBUFFX32_RVT)    0   0    2 r (  84  101) 
 CTS_ideal_clock_CTO_delay13/Y (NBUFFX32_RVT)    0   0    2 r (  87  101) 
 CTS_ideal_clock_CTO_delay131 (net)     1   3                 
 CTS_ideal_clock_CTO_delay111/A (NBUFFX32_RVT)   0   0    2 r (  88   99) 
 CTS_ideal_clock_CTO_delay111/Y (NBUFFX32_RVT)   0   0    2 r (  84   99) 
 CTS_ideal_clock_CTO_delay112 (net)     1   1                 
 NBUFFX2_RVT_G1B2I1/A (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 NBUFFX2_RVT_G1B2I1/Y (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 gclk_G1B2I1_1 (net)                    1   9                 
 INVX2_RVT_G1B3I1/A (INVX1_RVT)                  1   1    3 r (  31   46) 
 INVX2_RVT_G1B3I1/Y (INVX1_RVT)                  0   0    3 f (  31   46) 
 gclk_G1B3I1_1 (net)                    1   1                 
 INVX1_RVT_G1B4I1/A (INVX1_RVT)                  0   0    3 f (  30   42) 
 INVX1_RVT_G1B4I1/Y (INVX1_RVT)                  0   0    3 r (  30   42) 
 gclk_G1B4I1_1 (net)                    3  10                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                                 0   0    3 r (  30   61) 

Report DRC violations for clock ideal_clock (final)
Total 0 DRC violations for clock ideal_clock (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:29:26 2019
****************************************
Std cell utilization: 60.19%  (382083/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 60.12%  (381015/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        382083   sites, (non-fixed:381015 fixed:1068)
                      28394    cells, (non-fixed:28315  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  1.88 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:29:26 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 53 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:29:27 2019
****************************************

avg cell displacement:    0.760 um ( 0.45 row height)
max cell displacement:    2.365 um ( 1.41 row height)
std deviation:            0.572 um ( 0.34 row height)
number of cell moved:       106 cells (out of 28315 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 12 out of 77 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Report clock tree summary results after clock tree optimization

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (77/30543 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Using CCS timing info. (TIM-025)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2448 times during delay calculation. (RCCALC-014)
 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:29:47 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock          4552      62        79        0.0731    0.5497      3            225.9341

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 96832.7
  Total fixed cell area: 271.4
  Total physical cell area: 97104.1
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09   97104.1      0.00       0.0      46.0                           2610760960.0000


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09   97104.1      0.00       0.0      46.0                           2610760960.0000


  Beginning Phase 2 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09   97104.1      0.00       0.0      46.0                           2610760960.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09   97104.1      0.00       0.0      46.0                           2610760960.0000
    0:00:09   97104.1      0.00       0.0      46.0                           2610760960.0000
    0:00:12   97098.8      0.00       0.0      46.0                           2610583552.0000
    0:00:12   97098.8      0.00       0.0      46.0                           2610583552.0000
    0:00:12   97098.8      0.00       0.0      46.0                           2610583552.0000
    0:00:12   97098.8      0.00       0.0      46.0                           2610583552.0000
    0:00:12   97098.8      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
    0:00:16   96742.2      0.00       0.0      46.0                           2610583552.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
58%...67%...75%...83%...92%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:22 2019
****************************************
Std cell utilization: 59.97%  (380659/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.90%  (379591/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380659   sites, (non-fixed:379591 fixed:1068)
                      28391    cells, (non-fixed:28312  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:22 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 27329 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:25 2019
****************************************

avg cell displacement:    0.468 um ( 0.28 row height)
max cell displacement:    1.704 um ( 1.02 row height)
std deviation:            0.280 um ( 0.17 row height)
number of cell moved:     24553 cells (out of 28312 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96470.8
  Total fixed cell area: 271.4
  Total physical cell area: 96742.2
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:46   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:47   96742.2      0.00       0.0       0.0                           2610583552.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:34 2019
****************************************
Std cell utilization: 59.97%  (380659/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.90%  (379591/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380659   sites, (non-fixed:379591 fixed:1068)
                      28391    cells, (non-fixed:28312  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:34 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:35 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96470.8
  Total fixed cell area: 271.4
  Total physical cell area: 96742.2
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:54   96742.2      0.00       0.0       0.0                           2610583552.0000
    0:00:55   96736.1      0.00       0.0       0.0                           2610365440.0000
    0:00:55   96736.1      0.00       0.0       0.0                           2610365440.0000
    0:00:55   96736.1      0.00       0.0       0.0                           2610365440.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:43 2019
****************************************
Std cell utilization: 59.96%  (380635/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379567/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380635   sites, (non-fixed:379567 fixed:1068)
                      28388    cells, (non-fixed:28309  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:43 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:30:43 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96464.7
  Total fixed cell area: 271.4
  Total physical cell area: 96736.1
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...

  Loading design 'fpu'
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 538 times during delay calculation. (RCCALC-014)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96464.7
  Total fixed cell area: 271.4
  Total physical cell area: 96736.1
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   96736.1      0.00       0.0       0.0                           2610365440.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   96736.1      0.00       0.0       0.0                           2610365440.0000
    0:00:04   96736.1      0.00       0.0       0.0                           2610365440.0000
    0:00:04   96734.1      0.00       0.0       0.0                           2610292736.0000
    0:00:04   96734.1      0.00       0.0       0.0                           2610292736.0000
    0:00:04   96734.1      0.00       0.0       0.0                           2610292736.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   96734.1      0.00       0.0       0.0                           2610292736.0000
    0:00:04   96734.1      0.00       0.0       0.0                           2610292736.0000
    0:00:06   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:07   96731.5      0.00       0.0       0.0                           2610188032.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:10 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:10 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:10 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:20   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:21   96731.5      0.00       0.0       0.0                           2610188032.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:22 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:22 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:22 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...

  Loading design 'fpu'
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 538 times during delay calculation. (RCCALC-014)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   96731.5      0.00       0.0       0.0                           2610188032.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:04   96731.5      0.00       0.0       0.0                           2610188032.0000
    0:00:05   96731.5      0.00       0.0       0.0                           2610188032.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:44 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:44 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:31:44 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 2492 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,412.04,411.28)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 2492 
Net statistics:
Total number of nets     = 30503
Number of nets to route  = 80
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 77
Number of nets with min-layer-mode soft-cost-medium = 77
Number of nets with max-layer-mode hard = 77
43 nets are partially connected,
 of which 0 are detail routed and 43 are global routed.
34 nets are fully connected,
 of which 0 are detail routed and 34 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   70  Alloctr   70  Proc 2492 
Average gCell capacity  3.19     on layer (1)    M1
Average gCell capacity  11.01    on layer (2)    M2
Average gCell capacity  5.49     on layer (3)    M3
Average gCell capacity  5.50     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.35     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.34     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.52  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.70  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 605160
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   70  Alloctr   72  Proc 2492 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   71  Alloctr   72  Proc 2492 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   71  Alloctr   72  Proc 2492 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   71  Alloctr   72  Proc 2492 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1132 Max = 1 GRCs =  1135 (0.94%)
Initial. H routing: Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M1         Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27234.86
Initial. Layer M1 wire length = 9.44
Initial. Layer M2 wire length = 244.94
Initial. Layer M3 wire length = 11968.93
Initial. Layer M4 wire length = 11520.40
Initial. Layer M5 wire length = 1981.37
Initial. Layer M6 wire length = 1509.78
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18091
Initial. Via VIA12SQ_C count = 6445
Initial. Via VIA23SQ_C count = 5834
Initial. Via VIA34SQ_C count = 5466
Initial. Via VIA45SQ_C count = 259
Initial. Via VIA56SQ_C count = 87
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   71  Alloctr   72  Proc 2492 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1132 Max = 1 GRCs =  1135 (0.94%)
phase1. H routing: Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M1         Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 27234.86
phase1. Layer M1 wire length = 9.44
phase1. Layer M2 wire length = 244.94
phase1. Layer M3 wire length = 11968.93
phase1. Layer M4 wire length = 11520.40
phase1. Layer M5 wire length = 1981.37
phase1. Layer M6 wire length = 1509.78
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 18091
phase1. Via VIA12SQ_C count = 6445
phase1. Via VIA23SQ_C count = 5834
phase1. Via VIA34SQ_C count = 5466
phase1. Via VIA45SQ_C count = 259
phase1. Via VIA56SQ_C count = 87
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   71  Alloctr   72  Proc 2492 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1132 Max = 1 GRCs =  1135 (0.94%)
phase2. H routing: Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M1         Overflow =  1132 Max = 1 (GRCs = 1130) GRCs =  1135 (1.88%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 27234.86
phase2. Layer M1 wire length = 9.44
phase2. Layer M2 wire length = 244.94
phase2. Layer M3 wire length = 11968.93
phase2. Layer M4 wire length = 11520.40
phase2. Layer M5 wire length = 1981.37
phase2. Layer M6 wire length = 1509.78
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 18091
phase2. Via VIA12SQ_C count = 6445
phase2. Via VIA23SQ_C count = 5834
phase2. Via VIA34SQ_C count = 5466
phase2. Via VIA45SQ_C count = 259
phase2. Via VIA56SQ_C count = 87
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   71  Alloctr   72  Proc 2492 

Congestion utilization per direction:
Average vertical track utilization   =  0.93 %
Peak    vertical track utilization   = 26.32 %
Average horizontal track utilization =  1.67 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -4  Alloctr   -4  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   69  Proc 2492 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   69  Proc 2492 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   53  Alloctr   54  Proc 2492 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used   54  Alloctr   55  Proc 2492 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2819 of 16222


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   55  Alloctr   56  Proc 2492 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   55  Alloctr   56  Proc 2492 

Number of wires with overlap after iteration 1 = 1046 of 14666


Wire length and via report:
---------------------------
Number of M1 wires: 597                   : 0
Number of M2 wires: 3763                 VIA12SQ_C: 4724
Number of M3 wires: 5976                 VIA23SQ_C: 4745
Number of M4 wires: 4082                 VIA34SQ_C: 5040
Number of M5 wires: 192                  VIA45SQ_C: 247
Number of M6 wires: 56           VIA56SQ_C: 87
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 14666             vias: 14843

Total M1 wire length: 55.8
Total M2 wire length: 795.0
Total M3 wire length: 11995.2
Total M4 wire length: 11193.2
Total M5 wire length: 1953.8
Total M6 wire length: 1506.9
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 27500.0

Longest M1 wire length: 0.7
Longest M2 wire length: 2.9
Longest M3 wire length: 117.8
Longest M4 wire length: 101.2
Longest M5 wire length: 81.5
Longest M6 wire length: 136.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   51  Alloctr   52  Proc 2492 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   57  Alloctr   58  Proc 2492 
Total number of nets = 30503, of which 0 are not extracted
Total number of open nets = 30385, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/625 Partitions, Violations =  0
Routed  4/625 Partitions, Violations =  0
Routed  8/625 Partitions, Violations =  0
Routed  9/625 Partitions, Violations =  0
Routed  13/625 Partitions, Violations = 0
Routed  18/625 Partitions, Violations = 2
Routed  19/625 Partitions, Violations = 2
Routed  24/625 Partitions, Violations = 0
Routed  25/625 Partitions, Violations = 0
Routed  27/625 Partitions, Violations = 0
Routed  31/625 Partitions, Violations = 0
Routed  33/625 Partitions, Violations = 0
Routed  39/625 Partitions, Violations = 0
Routed  40/625 Partitions, Violations = 0
Routed  42/625 Partitions, Violations = 4
Routed  49/625 Partitions, Violations = 4
Routed  50/625 Partitions, Violations = 4
Routed  51/625 Partitions, Violations = 6
Routed  54/625 Partitions, Violations = 2
Routed  60/625 Partitions, Violations = 2
Routed  61/625 Partitions, Violations = 4
Routed  63/625 Partitions, Violations = 3
Routed  67/625 Partitions, Violations = 3
Routed  71/625 Partitions, Violations = 3
Routed  72/625 Partitions, Violations = 3
Routed  75/625 Partitions, Violations = 0
Routed  79/625 Partitions, Violations = 2
Routed  82/625 Partitions, Violations = 2
Routed  84/625 Partitions, Violations = 8
Routed  87/625 Partitions, Violations = 8
Routed  92/625 Partitions, Violations = 10
Routed  93/625 Partitions, Violations = 8
Routed  96/625 Partitions, Violations = 10
Routed  99/625 Partitions, Violations = 7
Routed  106/625 Partitions, Violations =        9
Routed  107/625 Partitions, Violations =        9
Routed  108/625 Partitions, Violations =        10
Routed  111/625 Partitions, Violations =        12
Routed  114/625 Partitions, Violations =        12
Routed  121/625 Partitions, Violations =        16
Routed  122/625 Partitions, Violations =        14
Routed  123/625 Partitions, Violations =        11
Routed  126/625 Partitions, Violations =        15
Routed  129/625 Partitions, Violations =        17
Routed  135/625 Partitions, Violations =        12
Routed  137/625 Partitions, Violations =        12
Routed  138/625 Partitions, Violations =        12
Routed  141/625 Partitions, Violations =        12
Routed  144/625 Partitions, Violations =        15
Routed  147/625 Partitions, Violations =        12
Routed  151/625 Partitions, Violations =        12
Routed  155/625 Partitions, Violations =        12
Routed  156/625 Partitions, Violations =        13
Routed  159/625 Partitions, Violations =        15
Routed  162/625 Partitions, Violations =        10
Routed  165/625 Partitions, Violations =        7
Routed  169/625 Partitions, Violations =        7
Routed  174/625 Partitions, Violations =        7
Routed  175/625 Partitions, Violations =        6
Routed  177/625 Partitions, Violations =        0
Routed  180/625 Partitions, Violations =        0
Routed  184/625 Partitions, Violations =        0
Routed  187/625 Partitions, Violations =        2
Routed  189/625 Partitions, Violations =        2
Routed  194/625 Partitions, Violations =        2
Routed  195/625 Partitions, Violations =        2
Routed  198/625 Partitions, Violations =        10
Routed  201/625 Partitions, Violations =        10
Routed  204/625 Partitions, Violations =        10
Routed  207/625 Partitions, Violations =        8
Routed  211/625 Partitions, Violations =        10
Routed  214/625 Partitions, Violations =        10
Routed  216/625 Partitions, Violations =        16
Routed  219/625 Partitions, Violations =        16
Routed  222/625 Partitions, Violations =        16
Routed  225/625 Partitions, Violations =        16
Routed  228/625 Partitions, Violations =        16
Routed  232/625 Partitions, Violations =        14
Routed  234/625 Partitions, Violations =        14
Routed  237/625 Partitions, Violations =        10
Routed  240/625 Partitions, Violations =        4
Routed  243/625 Partitions, Violations =        10
Routed  246/625 Partitions, Violations =        12
Routed  249/625 Partitions, Violations =        18
Routed  252/625 Partitions, Violations =        18
Routed  255/625 Partitions, Violations =        22
Routed  258/625 Partitions, Violations =        27
Routed  261/625 Partitions, Violations =        26
Routed  264/625 Partitions, Violations =        32
Routed  267/625 Partitions, Violations =        28
Routed  270/625 Partitions, Violations =        26
Routed  274/625 Partitions, Violations =        22
Routed  277/625 Partitions, Violations =        25
Routed  279/625 Partitions, Violations =        31
Routed  282/625 Partitions, Violations =        32
Routed  285/625 Partitions, Violations =        34
Routed  288/625 Partitions, Violations =        25
Routed  291/625 Partitions, Violations =        25
Routed  294/625 Partitions, Violations =        27
Routed  297/625 Partitions, Violations =        29
Routed  301/625 Partitions, Violations =        31
Routed  303/625 Partitions, Violations =        26
Routed  306/625 Partitions, Violations =        18
Routed  309/625 Partitions, Violations =        18
Routed  312/625 Partitions, Violations =        22
Routed  315/625 Partitions, Violations =        20
Routed  318/625 Partitions, Violations =        18
Routed  321/625 Partitions, Violations =        18
Routed  326/625 Partitions, Violations =        16
Routed  327/625 Partitions, Violations =        16
Routed  330/625 Partitions, Violations =        24
Routed  333/625 Partitions, Violations =        22
Routed  336/625 Partitions, Violations =        14
Routed  339/625 Partitions, Violations =        14
Routed  342/625 Partitions, Violations =        14
Routed  345/625 Partitions, Violations =        13
Routed  350/625 Partitions, Violations =        13
Routed  351/625 Partitions, Violations =        13
Routed  354/625 Partitions, Violations =        11
Routed  357/625 Partitions, Violations =        15
Routed  360/625 Partitions, Violations =        21
Routed  363/625 Partitions, Violations =        21
Routed  366/625 Partitions, Violations =        21
Routed  369/625 Partitions, Violations =        20
Routed  373/625 Partitions, Violations =        20
Routed  375/625 Partitions, Violations =        16
Routed  378/625 Partitions, Violations =        20
Routed  381/625 Partitions, Violations =        12
Routed  384/625 Partitions, Violations =        25
Routed  387/625 Partitions, Violations =        27
Routed  390/625 Partitions, Violations =        29
Routed  395/625 Partitions, Violations =        29
Routed  396/625 Partitions, Violations =        27
Routed  399/625 Partitions, Violations =        21
Routed  402/625 Partitions, Violations =        21
Routed  405/625 Partitions, Violations =        18
Routed  408/625 Partitions, Violations =        18
Routed  411/625 Partitions, Violations =        23
Routed  416/625 Partitions, Violations =        23
Routed  417/625 Partitions, Violations =        26
Routed  420/625 Partitions, Violations =        33
Routed  423/625 Partitions, Violations =        33
Routed  426/625 Partitions, Violations =        27
Routed  429/625 Partitions, Violations =        35
Routed  432/625 Partitions, Violations =        28
Routed  436/625 Partitions, Violations =        31
Routed  438/625 Partitions, Violations =        23
Routed  441/625 Partitions, Violations =        23
Routed  444/625 Partitions, Violations =        23
Routed  447/625 Partitions, Violations =        23
Routed  450/625 Partitions, Violations =        13
Routed  455/625 Partitions, Violations =        15
Routed  456/625 Partitions, Violations =        17
Routed  459/625 Partitions, Violations =        16
Routed  462/625 Partitions, Violations =        23
Routed  465/625 Partitions, Violations =        26
Routed  468/625 Partitions, Violations =        29
Routed  473/625 Partitions, Violations =        25
Routed  474/625 Partitions, Violations =        23
Routed  477/625 Partitions, Violations =        25
Routed  480/625 Partitions, Violations =        26
Routed  483/625 Partitions, Violations =        16
Routed  486/625 Partitions, Violations =        15
Routed  490/625 Partitions, Violations =        17
Routed  492/625 Partitions, Violations =        17
Routed  495/625 Partitions, Violations =        17
Routed  498/625 Partitions, Violations =        15
Routed  501/625 Partitions, Violations =        21
Routed  504/625 Partitions, Violations =        27
Routed  507/625 Partitions, Violations =        25
Routed  510/625 Partitions, Violations =        25
Routed  513/625 Partitions, Violations =        25
Routed  516/625 Partitions, Violations =        22
Routed  519/625 Partitions, Violations =        13
Routed  522/625 Partitions, Violations =        13
Routed  525/625 Partitions, Violations =        17
Routed  528/625 Partitions, Violations =        21
Routed  531/625 Partitions, Violations =        25
Routed  534/625 Partitions, Violations =        20
Routed  537/625 Partitions, Violations =        18
Routed  540/625 Partitions, Violations =        18
Routed  543/625 Partitions, Violations =        15
Routed  546/625 Partitions, Violations =        15
Routed  549/625 Partitions, Violations =        17
Routed  552/625 Partitions, Violations =        20
Routed  555/625 Partitions, Violations =        16
Routed  558/625 Partitions, Violations =        20
Routed  561/625 Partitions, Violations =        20
Routed  564/625 Partitions, Violations =        16
Routed  567/625 Partitions, Violations =        10
Routed  570/625 Partitions, Violations =        6
Routed  573/625 Partitions, Violations =        6
Routed  576/625 Partitions, Violations =        8
Routed  579/625 Partitions, Violations =        8
Routed  582/625 Partitions, Violations =        10
Routed  585/625 Partitions, Violations =        7
Routed  589/625 Partitions, Violations =        9
Routed  591/625 Partitions, Violations =        5
Routed  594/625 Partitions, Violations =        5
Routed  598/625 Partitions, Violations =        7
Routed  600/625 Partitions, Violations =        9
Routed  603/625 Partitions, Violations =        4
Routed  606/625 Partitions, Violations =        8
Routed  609/625 Partitions, Violations =        16
Routed  612/625 Partitions, Violations =        8
Routed  615/625 Partitions, Violations =        2
Routed  618/625 Partitions, Violations =        6
Routed  621/625 Partitions, Violations =        8
Routed  624/625 Partitions, Violations =        4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   65  Alloctr   66  Proc 2492 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   65  Alloctr   66  Proc 2492 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   51  Alloctr   52  Proc 2492 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   51  Alloctr   52  Proc 2492 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    27810 micron
Total Number of Contacts =             14671
Total Number of Wires =                14387
Total Number of PtConns =              5599
Total Number of Routed Wires =       14387
Total Routed Wire Length =           27375 micron
Total Number of Routed Contacts =       14671
        Layer             M1 :         62 micron
        Layer             M2 :       1084 micron
        Layer             M3 :      12033 micron
        Layer             M4 :      11159 micron
        Layer             M5 :       1964 micron
        Layer             M6 :       1508 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         87
        Via        VIA45SQ_C :         44
        Via   VIA45SQ_C(rot) :        199
        Via        VIA34SQ_C :       4926
        Via        VIA23SQ_C :         10
        Via   VIA23SQ_C(rot) :       4694
        Via        VIA12SQ_C :       4710
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14671 vias)
 
    Layer VIA1       =  0.00% (0      / 4711    vias)
        Un-optimized = 100.00% (4711    vias)
    Layer VIA2       =  0.00% (0      / 4704    vias)
        Un-optimized = 100.00% (4704    vias)
    Layer VIA3       =  0.00% (0      / 4926    vias)
        Un-optimized = 100.00% (4926    vias)
    Layer VIA4       =  0.00% (0      / 243     vias)
        Un-optimized = 100.00% (243     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
        Un-optimized = 100.00% (87      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14671 vias)
 
    Layer VIA1       =  0.00% (0      / 4711    vias)
    Layer VIA2       =  0.00% (0      / 4704    vias)
    Layer VIA3       =  0.00% (0      / 4926    vias)
    Layer VIA4       =  0.00% (0      / 243     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14671 vias)
 
    Layer VIA1       =  0.00% (0      / 4711    vias)
        Un-optimized = 100.00% (4711    vias)
    Layer VIA2       =  0.00% (0      / 4704    vias)
        Un-optimized = 100.00% (4704    vias)
    Layer VIA3       =  0.00% (0      / 4926    vias)
        Un-optimized = 100.00% (4926    vias)
    Layer VIA4       =  0.00% (0      / 243     vias)
        Un-optimized = 100.00% (243     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
        Un-optimized = 100.00% (87      vias)
 

Total number of nets = 30503
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2484 times during delay calculation. (RCCALC-014)
 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:32:36 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock          4552      62        79        0.0696    0.5447      1            225.9341
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:32:38 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.26
  Critical Path Slack:          59.25
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3232
  Leaf Cell Count:              28385
  Buf/Inv Cell Count:            1532
  Buf Cell Count:                 288
  Inv Cell Count:                1244
  CT Buf/Inv Cell Count:           70
  Combinational Cell Count:     21198
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53270.869778
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2315.506020
  Total Buffer Area:           611.47
  Total Inverter Area:        1704.04
  Macro/Black Box Area:      0.000000
  Net Area:              62305.565602
  Net XLength        :      353162.62
  Net YLength        :      394167.81
  -----------------------------------
  Cell Area:             96731.527968
  Design Area:          159037.093570
  Net Length        :       747330.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         30735
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               25.81
  -----------------------------------------
  Overall Compile Time:               26.60
  Overall Compile Wall Clock Time:    27.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_place. (UIG-5)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Net gclk has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.024909.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.024909.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.521218
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock 
enable delay detour in ctdn

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock

Pruning library cells (r/f, pwr)
    Min drive = -0.024909.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.024909.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate NBUFFX16_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate NBUFFX4_RVT.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Final pruned inverter set (7 inverters):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT


Initializing parameters for clock ideal_clock:
Root pin: gclk
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -0.245 ns
Using the following target skews for incremental optimization:
  Corner 'max': -0.245 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns


Starting optimization for clock ideal_clock.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns

************************************************
* Preoptimization report (clock 'ideal_clock') *
************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.072 0.045 0.083)
    Estimated Insertion Delay (r/f/b) = (0.539 0.551 0.551)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.003 0.021)
    Estimated Insertion Delay (r/f/b) = (0.024 0.008 0.024)
  Wire capacitance =  2.8 pf
  Total capacitance = 5.9 pf
  Max transition = 0.337 ns
  Cells = 80 (area=271.425842)
  Buffers = 11 (area=48.287365)
  Inverters = 59 (area=198.232376)
  Others = 9 (area=24.906113)
  Buffer Types
  ============
    NBUFFX2_RVT: 8
    NBUFFX32_RVT: 3
  Inverter Types
  ==============
    INVX1_RVT: 3
    INVX32_RVT: 3
    INVX0_RVT: 9
    INVX16_RVT: 10
    INVX8_RVT: 26
    INVX4_RVT: 6
    INVX2_RVT: 1
    IBUFFX32_RVT: 1
  Other Cells
  ===========
    AND2X4_RVT: 7
    AND2X1_RVT: 1
    NOR2X4_RVT: 1

Report DRC violations for clock ideal_clock (initial)
Warning: Max capacitance 208.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 844.643982 would be more appropriate. (CTS-382)
Warning: Max capacitance 208.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 407.461334 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock ideal_clock (initial)
 Start (0.237, 0.566), End (0.237, 0.566) 

RC optimization for clock 'ideal_clock'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'ideal_clock'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.237, 0.566), End (0.237, 0.566) 

Detailed optimization for clock 'ideal_clock'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Starting optimization pass for clock ideal_clock:
Start path based optimization 
 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

 Start (0.468, 0.551), End (0.468, 0.551) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.467764, 0.551171)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Switch to low metal layer for clock 'ideal_clock':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.467764, 0.551171)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.468, 0.551), End (0.468, 0.551) 

Buffer removal for area recovery: (0.467764, 0.551171)
Area recovery optimization for clock 'ideal_clock':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.467764, 0.551171)

 Total 0 buffers removed (all paths) for clock 'ideal_clock'
Path buffer removal for area recovery: (0.467764, 0.551171)
Buffer pair removal for area recovery: (0.467764, 0.551171)
End area recovery: (0.467764, 0.551171)

*********************************************************
* Multicorner optimization report (clock 'ideal_clock') *
*********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.072 0.045 0.083)
    Estimated Insertion Delay (r/f/b) = (0.539 0.551 0.551)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.003 0.021)
    Estimated Insertion Delay (r/f/b) = (0.024 0.008 0.024)
  Wire capacitance =  2.8 pf
  Total capacitance = 5.9 pf
  Max transition = 0.337 ns
  Cells = 80 (area=271.425842)
  Buffers = 11 (area=48.287365)
  Inverters = 59 (area=198.232376)
  Others = 9 (area=24.906113)
  Buffer Types
  ============
    NBUFFX2_RVT: 8
    NBUFFX32_RVT: 3
  Inverter Types
  ==============
    INVX1_RVT: 3
    INVX32_RVT: 3
    INVX0_RVT: 9
    INVX16_RVT: 10
    INVX8_RVT: 26
    INVX4_RVT: 6
    INVX2_RVT: 1
    IBUFFX32_RVT: 1
  Other Cells
  ===========
    AND2X4_RVT: 7
    AND2X1_RVT: 1
    NOR2X4_RVT: 1


++ Longest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 f (  23    0) 
 gclk (port)                                     0   0    0 f (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          4   2    2 f ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                         25  79   81 r ( 111  107) 
 n686 (net)                             2  12                 
 U2145/A2 (NOR2X4_RVT)                          25   1   82 r ( 201  146) 
 U2145/Y (NOR2X4_RVT)                           64 124  207 f ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                65   2  209 f ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                37  34  243 r ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)               38   0  243 r ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)               27  25  269 f ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 CTS_ideal_clock_CTO_delay1/A (NBUFFX32_RVT)    27   1  270 f ( 275  184) 
 CTS_ideal_clock_CTO_delay1/Y (NBUFFX32_RVT)     4  60  330 f ( 278  184) 
 CTS_ideal_clock_CTO_delay11 (net)      2   3                 
 CTS_ideal_clock_CTO_delay22/A (NBUFFX2_RVT)     4   0  330 f ( 276  183) 
 CTS_ideal_clock_CTO_delay22/Y (NBUFFX2_RVT)   122 105  435 f ( 276  183) 
 CTS_ideal_clock_CTO_delay221 (net)     7  29                 
 fpu_mul/fpu_mul_frac_dp/U121/A (INVX0_RVT)    122   2  437 f ( 300   99) 
 fpu_mul/fpu_mul_frac_dp/U121/Y (INVX0_RVT)    100 115  552 r ( 300   99) 
 fpu_mul/fpu_mul_frac_dp/n2390 (net)    1   5                 
 fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                               100   0  552 r ( 311   68) 


++ Shortest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 NBUFFX2_RVT_G1B1I1/A (NBUFFX2_RVT)              3   1    1 r (  40   47) 
 NBUFFX2_RVT_G1B1I1/Y (NBUFFX2_RVT)             68  68   69 r (  40   47) 
 gclk_G1B1I1_1 (net)                    1  11                 
 CTS_ideal_clock_CTO_delay25/A (NBUFFX2_RVT)    68   1   70 r (  84  114) 
 CTS_ideal_clock_CTO_delay25/Y (NBUFFX2_RVT)    28  63  133 r (  84  114) 
 CTS_ideal_clock_CTO_delay251 (net)     1   1                 
 CTS_ideal_clock_CTO_delay24/A (NBUFFX2_RVT)    28   0  133 r (  84  107) 
 CTS_ideal_clock_CTO_delay24/Y (NBUFFX2_RVT)    32  54  187 r (  84  107) 
 CTS_ideal_clock_CTO_delay241 (net)     1   4                 
 CTS_ideal_clock_CTO_delay13/A (NBUFFX32_RVT)   32   0  187 r (  84  101) 
 CTS_ideal_clock_CTO_delay13/Y (NBUFFX32_RVT)   98  81  268 r (  87  101) 
 CTS_ideal_clock_CTO_delay131 (net)     1   3                 
 CTS_ideal_clock_CTO_delay111/A (NBUFFX32_RVT)  98   0  268 r (  88   99) 
 CTS_ideal_clock_CTO_delay111/Y (NBUFFX32_RVT)   0  84  352 r (  84   99) 
 CTS_ideal_clock_CTO_delay112 (net)     1   1                 
 NBUFFX2_RVT_G1B2I1/A (NBUFFX2_RVT)              0   0  352 r (  82   97) 
 NBUFFX2_RVT_G1B2I1/Y (NBUFFX2_RVT)             56  61  413 r (  82   97) 
 gclk_G1B2I1_1 (net)                    1   9                 
 INVX2_RVT_G1B3I1/A (INVX1_RVT)                 56   1  414 r (  31   46) 
 INVX2_RVT_G1B3I1/Y (INVX1_RVT)                 33  31  444 f (  31   46) 
 gclk_G1B3I1_1 (net)                    1   1                 
 INVX1_RVT_G1B4I1/A (INVX1_RVT)                 33   0  444 f (  30   42) 
 INVX1_RVT_G1B4I1/Y (INVX1_RVT)                100  78  522 r (  30   42) 
 gclk_G1B4I1_1 (net)                    3  10                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                               100   0  522 r (  30   61) 


++ Longest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          5   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          0   0    2 f ( 111  107) 
 n686 (net)                             2  12                 
 U2145/A2 (NOR2X4_RVT)                           2   1    3 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                            0   0    3 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                 4   2    6 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                 0   0    6 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)                1   0    6 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)                0   0    6 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 INVX16_RVT_G3B3I1/A (INVX4_RVT)                 5   2    8 r ( 207  290) 
 INVX16_RVT_G3B3I1/Y (INVX4_RVT)                 0   0    8 f ( 207  290) 
 rclk_G3B3I1_1 (net)                    8  64                 
 INVX8_RVT_G3B4I10/A (INVX4_RVT)                 2   1    9 f ( 188  291) 
 INVX8_RVT_G3B4I10/Y (INVX4_RVT)                 0   0    9 r ( 189  291) 
 rclk_G3B4I10_1 (net)                  61  84                 
 fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CLK (DFFX1_RVT)
                                                29  15   24 r (  27  255) 


++ Shortest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 NBUFFX2_RVT_G1B1I1/A (NBUFFX2_RVT)              2   1    1 r (  40   47) 
 NBUFFX2_RVT_G1B1I1/Y (NBUFFX2_RVT)              0   0    1 r (  40   47) 
 gclk_G1B1I1_1 (net)                    1  11                 
 CTS_ideal_clock_CTO_delay25/A (NBUFFX2_RVT)     2   1    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay25/Y (NBUFFX2_RVT)     0   0    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay251 (net)     1   1                 
 CTS_ideal_clock_CTO_delay24/A (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay24/Y (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay241 (net)     1   4                 
 CTS_ideal_clock_CTO_delay13/A (NBUFFX32_RVT)    0   0    2 r (  84  101) 
 CTS_ideal_clock_CTO_delay13/Y (NBUFFX32_RVT)    0   0    2 r (  87  101) 
 CTS_ideal_clock_CTO_delay131 (net)     1   3                 
 CTS_ideal_clock_CTO_delay111/A (NBUFFX32_RVT)   0   0    2 r (  88   99) 
 CTS_ideal_clock_CTO_delay111/Y (NBUFFX32_RVT)   0   0    2 r (  84   99) 
 CTS_ideal_clock_CTO_delay112 (net)     1   1                 
 NBUFFX2_RVT_G1B2I1/A (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 NBUFFX2_RVT_G1B2I1/Y (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 gclk_G1B2I1_1 (net)                    1   9                 
 INVX2_RVT_G1B3I1/A (INVX1_RVT)                  1   1    3 r (  31   46) 
 INVX2_RVT_G1B3I1/Y (INVX1_RVT)                  0   0    3 f (  31   46) 
 gclk_G1B3I1_1 (net)                    1   1                 
 INVX1_RVT_G1B4I1/A (INVX1_RVT)                  0   0    3 f (  30   42) 
 INVX1_RVT_G1B4I1/Y (INVX1_RVT)                  0   0    3 r (  30   42) 
 gclk_G1B4I1_1 (net)                    3  10                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                                 0   0    3 r (  30   61) 

Report DRC violations for clock ideal_clock (final)
Total 0 DRC violations for clock ideal_clock (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:33:17 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 50.76%  (261241/(634800-120172))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:261241 fixed:119376)
                      28385    cells, (non-fixed:23754  fixed:4631)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      120172   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       40 
Avg. std cell width:  1.78 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:33:17 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:33:18 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Information: Updating graph... (UID-83)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Performing optimization...

  Loading design 'fpu'
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3042 times during delay calculation. (RCCALC-014)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
56%...67%...78%...89%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:11 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:11 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 26703 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:14 2019
****************************************

avg cell displacement:    0.420 um ( 0.25 row height)
max cell displacement:    1.517 um ( 0.91 row height)
std deviation:            0.248 um ( 0.15 row height)
number of cell moved:     24269 cells (out of 28306 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
    0:00:49   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:24 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:24 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:34:24 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Running incremental ICGR...
Done.

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 25/25/25
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3588 times during delay calculation. (RCCALC-014)

Computing clock and data under scenario *default*.

Updating timing information.

Preparing latches.

Updating clock-tree information.

Collecting setup paths:
 ... 20% ... 40% ... 60% ... 80% ... 100%

Summary:

Using boundary paths.
Adjusting boundary pins.
Using all clock pins.
Using all path-groups.
Using all clocks.

491000 initial constraints
==================================================
5706 loop constraints
0 feedthrough constraints
242647 non-worst setup constraints
0 non-worst hold constraints
--------------------------------------------------
242647 remaining setup constraints
0 remaining hold constraints

4553 initial constrained pins
==================================================
0 latencies at I/O ports
0 latencies at constrained nonstop cells
11 latencies at level-sensitive latches
0 latencies at interface logic models
--------------------------------------------------
0 latencies at enable path startpoints
0 latencies at macro pins
0 latencies at half-cycle pins
--------------------------------------------------
4552 latencies at sinks can be optimized (0 zeros)
1 latencies must be kept fixed (1 zeros, 0 fragile)

Some of the latencies are zero-valued.

Resources used for constraint collection:
  1.90e-03 cpu hours
  0.00e+00 gigabytes

Settings
--------
setup_margin          = 0 (ns)
hold_margin           = 0 (ns)
guard_band            = 0 (ns)
adjustment_limit      = 1e+30 (ns)
decrease_factor       = 1
improvement_threshold = 0.01 (ns)
resolution            = 0.001 (ns)

The following timing results do not include all paths.
They are provided as an indicator of optimization progress.

Resources used for optimization:
  1.15e-05 cpu hours
  0.00e+00 gigabytes

This design could not be further optimized.


Writing set_inter_clock_delay_options commands ... 
done.


Sourcing optimizations from "skew_opt.tcl":

--> sourcing set_clock_latency on clocks
--> sourcing set_inter_clock_delay_options

skew_opt completed successfully.
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: CTS Operating Condition(s): MAX(Worst) 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
clock ideal_clock at root pin gclk is detail routed.

Removing clock tree of ideal_clock at root pin gclk:
CTS-WARNING: cell NBUFFX2_RVT_G1B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX4_RVT_G2B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX4_RVT_G3B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G3B3I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B3I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/INVX32_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/INVX32_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/INVX16_RVT_G4B2I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX4_RVT_G3B4I6 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I8 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G3B4I10 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G3B4I11 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G3B4I12 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I5 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I3 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I9 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX16_RVT_G3B4I7 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G3B4I4 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay22 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay28 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/INVX32_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/INVX16_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/IBUFFX16_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I3 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I4 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I5 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B2I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I3 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_div/fpu_div_frac_dp/IBUFFX16_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I3 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I4 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_div/fpu_div_frac_dp/INVX32_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I2 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I4 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I3 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I6 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX32_RVT_G4B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I8 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I7 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay27 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX8_RVT_G2B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell NBUFFX8_RVT_G2B3I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX1_RVT_G2B4I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX0_RVT_G2B5I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay25 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay24 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay13 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell CTS_ideal_clock_CTO_delay111 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell NBUFFX2_RVT_G1B2I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX2_RVT_G1B3I1 cannot be removed due to the connection to detail routed nets;
CTS-WARNING: cell INVX1_RVT_G1B4I1 cannot be removed due to the connection to detail routed nets;
SUMMARY for clock ideal_clock at root gclk: 0 buffer(s) & 0 inverter(s) are removed

 In all, 0 buffer(s) and 0 inverter(s) are removed



Removing cells added for drc fixing beyond exceptions...
 0 buffer(s) and 0 inverter(s) are removed

Information: Updating database...
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock
Warning: Cell fpu_add/INVX16_RVT_G4B2I2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/INVX32_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/INVX32_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I5 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I2 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G3B4I12 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G3B4I11 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G3B4I10 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I8 is a fixed cell instance. (CTS-261)
Warning: Cell INVX4_RVT_G3B4I6 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B3I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G3B4I4 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I7 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I9 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B4I3 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G3B3I2 is a fixed cell instance. (CTS-261)
Warning: Cell CTS_ideal_clock_CTO_delay28 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/U121 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/U50 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/U109 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/U16 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/U331 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/U22 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/U196 is a fixed cell instance. (CTS-261)
Warning: Cell CTS_ideal_clock_CTO_delay22 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/INVX16_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/INVX32_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I5 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/IBUFFX16_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B2I2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/INVX32_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/IBUFFX16_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/U49 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I7 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I8 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX32_RVT_G4B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I6 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX16_RVT_G3B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX4_RVT_G3B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay27 is a fixed cell instance. (CTS-261)
Warning: Cell INVX0_RVT_G2B5I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX1_RVT_G2B4I1 is a fixed cell instance. (CTS-261)
Warning: Cell NBUFFX8_RVT_G2B3I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX8_RVT_G2B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX4_RVT_G2B1I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX1_RVT_G1B4I1 is a fixed cell instance. (CTS-261)
Warning: Cell INVX2_RVT_G1B3I1 is a fixed cell instance. (CTS-261)
Warning: Cell NBUFFX2_RVT_G1B2I1 is a fixed cell instance. (CTS-261)
Warning: Cell CTS_ideal_clock_CTO_delay24 is a fixed cell instance. (CTS-261)
Warning: Cell CTS_ideal_clock_CTO_delay25 is a fixed cell instance. (CTS-261)
Warning: Cell NBUFFX2_RVT_G1B1I1 is a fixed cell instance. (CTS-261)
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.521137
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 9
CTS: Root clock net gclk
CTS:  clock gate levels = 9 (gate levels excluding guide buffers = 4)
CTS:    clock sink pins = 4552
CTS:    level  9: gates = 1 (no real gates, guide buffers only)
CTS:    level  8: gates = 32 (real gates = 8)
CTS:    level  7: gates = 22 (no real gates, guide buffers only)
CTS:    level  6: gates = 11 (real gates = 6)
CTS:    level  5: gates = 4 (no real gates, guide buffers only)
CTS:    level  4: gates = 4 (real gates = 1)
CTS:    level  3: gates = 3 (real gates = 1)
CTS:    level  2: gates = 2 (real gates = 1)
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   IBUFFX16_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX32_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX8_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX16_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   IBUFFX4_RVT
CTS:   INVX2_RVT
CTS:   NBUFFX2_RVT
CTS:   IBUFFX2_RVT
CTS:   INVX1_RVT
CTS:   NBUFFX32_RVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN3X2_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
Information: Removing clock transition on clock ideal_clock ... (CTS-103)
Information: Removing clock transition on clock ideal_clock ... (CTS-103)

CTS: gate level 9 clock tree synthesis
CTS:          clock net = gclk_G1B4I1_1
CTS:        driving pin = INVX1_RVT_G1B4I1/Y
CTS: gate level 9 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 9 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk_G1B4I1_1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = gclk_G1B3I1_1
CTS:        driving pin = INVX2_RVT_G1B3I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk_G1B3I1_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = gclk_G1B2I1_1
CTS:        driving pin = NBUFFX2_RVT_G1B2I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk_G1B2I1_1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay112
CTS:        driving pin = CTS_ideal_clock_CTO_delay111/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay112. (CTS-1250)

CTS: gate level 5 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay131
CTS:        driving pin = CTS_ideal_clock_CTO_delay13/Y
CTS: gate level 5 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 5 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay131. (CTS-1250)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay241
CTS:        driving pin = CTS_ideal_clock_CTO_delay24/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay241. (CTS-1250)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay251
CTS:        driving pin = CTS_ideal_clock_CTO_delay25/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay251. (CTS-1250)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = gclk_G1B1I1_1
CTS:        driving pin = NBUFFX2_RVT_G1B1I1/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk_G1B1I1_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = n686_G2B5I1_1
CTS:        driving pin = INVX0_RVT_G2B5I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686_G2B5I1_1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = n686_G2B4I1_1
CTS:        driving pin = INVX1_RVT_G2B4I1/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686_G2B4I1_1. (CTS-1250)

CTS: gate level 5 clock tree synthesis
CTS:          clock net = n686_G2B3I1_1
CTS:        driving pin = NBUFFX8_RVT_G2B3I1/Y
CTS: gate level 5 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 5 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686_G2B3I1_1. (CTS-1250)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = n686_G2B2I1_1
CTS:        driving pin = INVX8_RVT_G2B2I1/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686_G2B2I1_1. (CTS-1250)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = n686_G2B1I1_1
CTS:        driving pin = INVX4_RVT_G2B1I1/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686_G2B1I1_1. (CTS-1250)

CTS: gate level 5 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay271
CTS:        driving pin = fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay27/Y
CTS: gate level 5 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 5 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay271. (CTS-1250)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb1
CTS:        driving pin = fpu_mul/i_m4stg_frac/U15/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I2
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I2/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I2. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I4
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I4/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I4. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I3
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I3/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I3. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I6
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I6/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I6. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I1
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX32_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I8
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I8/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I8. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I7
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I7/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I7. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B2I5
CTS:        driving pin = fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B2I5. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk_G4B1I1
CTS:        driving pin = fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/clk
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U3/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/clk. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk_G4B2I3
CTS:        driving pin = fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I3/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk_G4B2I3. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk_G4B2I4
CTS:        driving pin = fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I4/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk_G4B2I4. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk_G4B2I2
CTS:        driving pin = fpu_div/fpu_div_frac_dp/INVX16_RVT_G4B2I2/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk_G4B2I2. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk_G4B2I1
CTS:        driving pin = fpu_div/fpu_div_frac_dp/INVX32_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk_G4B2I1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk_G4B1I1
CTS:        driving pin = fpu_div/fpu_div_frac_dp/IBUFFX16_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/clk
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U49/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/clk. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk_G4B2I2
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B2I2/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/clk_G4B2I2. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk_G4B2I1
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/clk_G4B2I1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk_G4B2I3
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/INVX16_RVT_G4B2I3/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/clk_G4B2I3. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk_G4B1I1
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/INVX32_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/clk_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/clk
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U47/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/clk. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B2I1
CTS:        driving pin = fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B2I1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B2I3
CTS:        driving pin = fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I3/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B2I3. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B2I4
CTS:        driving pin = fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I4/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B2I4. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B2I5
CTS:        driving pin = fpu_mul/i_m4stg_frac/INVX16_RVT_G4B2I5/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B2I5. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B2I2
CTS:        driving pin = fpu_mul/i_m4stg_frac/INVX32_RVT_G4B2I2/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B2I2. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0_G4B1I1
CTS:        driving pin = fpu_mul/i_m4stg_frac/IBUFFX16_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb0
CTS:        driving pin = fpu_mul/i_m4stg_frac/U12/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/clk_enb0. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/clk_G4B2I1
CTS:        driving pin = fpu_mul/INVX16_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_exp_dp/clk_G4B2I1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/clk_G4B1I1
CTS:        driving pin = fpu_mul/INVX32_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_exp_dp/clk_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/clk
CTS:        driving pin = fpu_mul/U34/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_exp_dp/clk. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n1466
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U196/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/n1466. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/n387
CTS:        driving pin = fpu_div/U22/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/n387. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n3375
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U331/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/n3375. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1084
CTS:        driving pin = fpu_mul/i_m4stg_frac/U16/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/n1084. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/n980
CTS:        driving pin = fpu_add/U109/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/n980. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/n587
CTS:        driving pin = fpu_mul/U50/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/n587. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2390
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U121/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/n2390. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay221
CTS:        driving pin = CTS_ideal_clock_CTO_delay22/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay221. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_exp_dp/clk
CTS:        driving pin = fpu_div/U21/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_exp_dp/clk. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay281
CTS:        driving pin = CTS_ideal_clock_CTO_delay28/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay281. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = CTS_ideal_clock_CTO_delay11
CTS:        driving pin = CTS_ideal_clock_CTO_delay1/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net CTS_ideal_clock_CTO_delay11. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I3_1
CTS:        driving pin = INVX16_RVT_G3B4I3/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I3_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I9_1
CTS:        driving pin = INVX16_RVT_G3B4I9/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I9_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I7_1
CTS:        driving pin = INVX16_RVT_G3B4I7/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I7_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I4_1
CTS:        driving pin = INVX8_RVT_G3B4I4/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I4_1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = rclk_G3B3I2_1
CTS:        driving pin = INVX8_RVT_G3B3I2/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B3I2_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I6_1
CTS:        driving pin = INVX4_RVT_G3B4I6/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I6_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I8_1
CTS:        driving pin = INVX16_RVT_G3B4I8/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I8_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I1_1
CTS:        driving pin = INVX16_RVT_G3B4I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I1_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I10_1
CTS:        driving pin = INVX8_RVT_G3B4I10/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I10_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I11_1
CTS:        driving pin = INVX8_RVT_G3B4I11/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I11_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I12_1
CTS:        driving pin = INVX8_RVT_G3B4I12/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I12_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I2_1
CTS:        driving pin = INVX16_RVT_G3B4I2/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I2_1. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = rclk_G3B4I5_1
CTS:        driving pin = INVX16_RVT_G3B4I5/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B4I5_1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = rclk_G3B3I1_1
CTS:        driving pin = INVX16_RVT_G3B3I1/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B3I1_1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/clk_G4B2I1
CTS:        driving pin = fpu_add/INVX32_RVT_G4B2I1/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/clk_G4B2I1. (CTS-1250)

CTS: gate level 8 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/clk_G4B2I2
CTS:        driving pin = fpu_add/INVX16_RVT_G4B2I2/Y
CTS: gate level 8 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 8 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/clk_G4B2I2. (CTS-1250)

CTS: gate level 7 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/clk_G4B1I1
CTS:        driving pin = fpu_add/INVX32_RVT_G4B1I1/Y
CTS: gate level 7 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 7 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/clk_G4B1I1. (CTS-1250)

CTS: gate level 6 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/clk
CTS:        driving pin = fpu_add/U58/Y
CTS: gate level 6 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 6 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/clk. (CTS-1250)

CTS: gate level 5 clock tree synthesis
CTS:          clock net = rclk_G3B2I1_1
CTS:        driving pin = INVX16_RVT_G3B2I1/Y
CTS: gate level 5 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 5 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B2I1_1. (CTS-1250)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = rclk_G3B1I1_1
CTS:        driving pin = INVX4_RVT_G3B1I1/Y
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk_G3B1I1_1. (CTS-1250)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = rclk
CTS:        driving pin = U2145/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net rclk. (CTS-1250)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n686
CTS:        driving pin = U2144/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net n686. (CTS-1250)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk. (CTS-1250)

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     2 seconds
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      80 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:      80 clock nets total capacitance = worst[5480.816 5480.816]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      80 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:      80 clock nets total capacitance = worst[5480.815 5480.815]

CTS: ==================================================
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: Prepare sources for clock domain ideal_clock

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock 
enable delay detour in ctdn

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0248821.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate NBUFFX16_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate NBUFFX4_RVT.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Final pruned inverter set (7 inverters):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT


Initializing parameters for clock ideal_clock:
Root pin: gclk
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -0.245 ns
Using the following target skews for incremental optimization:
  Corner 'max': -0.245 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns


Starting optimization for clock ideal_clock.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns

************************************************
* Preoptimization report (clock 'ideal_clock') *
************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.129 0.045 0.129)
    Estimated Insertion Delay (r/f/b) = (0.596 0.550 0.596)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.002 0.021)
    Estimated Insertion Delay (r/f/b) = (0.024 0.008 0.024)
  Wire capacitance =  2.7 pf
  Total capacitance = 5.9 pf
  Max transition = 0.336 ns
  Cells = 80 (area=271.425842)
  Buffers = 11 (area=48.287365)
  Inverters = 59 (area=198.232376)
  Others = 9 (area=24.906113)
  Buffer Types
  ============
    NBUFFX2_RVT: 8
    NBUFFX32_RVT: 3
  Inverter Types
  ==============
    INVX1_RVT: 3
    INVX32_RVT: 3
    INVX0_RVT: 9
    INVX16_RVT: 10
    INVX8_RVT: 26
    INVX4_RVT: 6
    INVX2_RVT: 1
    IBUFFX32_RVT: 1
  Other Cells
  ===========
    AND2X4_RVT: 7
    AND2X1_RVT: 1
    NOR2X4_RVT: 1

Report DRC violations for clock ideal_clock (initial)
Warning: Max capacitance 208.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 844.643982 would be more appropriate. (CTS-382)
Warning: Max capacitance 208.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 407.461334 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock ideal_clock (initial)
 Start (0.236, 0.566), End (0.236, 0.566) 

RC optimization for clock 'ideal_clock'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'ideal_clock'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.236, 0.566), End (0.236, 0.566) 

Detailed optimization for clock 'ideal_clock'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Starting optimization pass for clock ideal_clock:
Start path based optimization 
 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

 Start (0.468, 0.596), End (0.468, 0.596) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.467607, 0.596155)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Switch to low metal layer for clock 'ideal_clock':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.467607, 0.596155)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.468, 0.596), End (0.468, 0.596) 

Buffer removal for area recovery: (0.467607, 0.596155)
Area recovery optimization for clock 'ideal_clock':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.467607, 0.596155)

 Total 0 buffers removed (all paths) for clock 'ideal_clock'
Path buffer removal for area recovery: (0.467607, 0.596155)
Buffer pair removal for area recovery: (0.467607, 0.596155)
End area recovery: (0.467607, 0.596155)

*********************************************************
* Multicorner optimization report (clock 'ideal_clock') *
*********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.129 0.045 0.129)
    Estimated Insertion Delay (r/f/b) = (0.596 0.550 0.596)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.002 0.021)
    Estimated Insertion Delay (r/f/b) = (0.024 0.008 0.024)
  Wire capacitance =  2.7 pf
  Total capacitance = 5.9 pf
  Max transition = 0.336 ns
  Cells = 80 (area=271.425842)
  Buffers = 11 (area=48.287365)
  Inverters = 59 (area=198.232376)
  Others = 9 (area=24.906113)
  Buffer Types
  ============
    NBUFFX2_RVT: 8
    NBUFFX32_RVT: 3
  Inverter Types
  ==============
    INVX1_RVT: 3
    INVX32_RVT: 3
    INVX0_RVT: 9
    INVX16_RVT: 10
    INVX8_RVT: 26
    INVX4_RVT: 6
    INVX2_RVT: 1
    IBUFFX32_RVT: 1
  Other Cells
  ===========
    AND2X4_RVT: 7
    AND2X1_RVT: 1
    NOR2X4_RVT: 1


++ Longest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          4   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          0  73   75 f ( 111  107) 
 n686 (net)                             2  12                 
 U2145/A2 (NOR2X4_RVT)                           4   3   78 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                           71 113  191 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                72   3  194 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                38  26  219 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)               39   0  220 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)               26  29  249 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 fpu_add/fpu_add_frac_dp/U3/A1 (AND2X4_RVT)     26   2  251 r ( 265  234) 
 fpu_add/fpu_add_frac_dp/U3/Y (AND2X4_RVT)     101 119  370 r ( 266  234) 
 fpu_add/fpu_add_frac_dp/clk (net)      1  29                 
 fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1/A (INVX32_RVT)
                                               103   4  374 r ( 316  305) 
 fpu_add/fpu_add_frac_dp/IBUFFX16_RVT_G4B1I1/Y (INVX32_RVT)
                                                58  45  419 f ( 317  305) 
 fpu_add/fpu_add_frac_dp/clk_G4B1I1 (net)
                                        8  91                 
 fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5/A (INVX8_RVT)
                                                58   3  422 f ( 386  283) 
 fpu_add/fpu_add_frac_dp/INVX16_RVT_G4B2I5/Y (INVX8_RVT)
                                               171 113  535 r ( 386  283) 
 fpu_add/fpu_add_frac_dp/clk_G4B2I5 (net)
                                       142 150                
 fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[58]/CLK (DFFX1_RVT)
                                               172   2  537 r ( 396  252) 


++ Shortest path for clock ideal_clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 NBUFFX2_RVT_G1B1I1/A (NBUFFX2_RVT)              3   1    1 r (  40   47) 
 NBUFFX2_RVT_G1B1I1/Y (NBUFFX2_RVT)             68  68   69 r (  40   47) 
 gclk_G1B1I1_1 (net)                    1  11                 
 CTS_ideal_clock_CTO_delay25/A (NBUFFX2_RVT)    68   1   70 r (  84  114) 
 CTS_ideal_clock_CTO_delay25/Y (NBUFFX2_RVT)    28  63  133 r (  84  114) 
 CTS_ideal_clock_CTO_delay251 (net)     1   1                 
 CTS_ideal_clock_CTO_delay24/A (NBUFFX2_RVT)    28   0  133 r (  84  107) 
 CTS_ideal_clock_CTO_delay24/Y (NBUFFX2_RVT)    32  54  187 r (  84  107) 
 CTS_ideal_clock_CTO_delay241 (net)     1   4                 
 CTS_ideal_clock_CTO_delay13/A (NBUFFX32_RVT)   32   0  187 r (  84  101) 
 CTS_ideal_clock_CTO_delay13/Y (NBUFFX32_RVT)   98  81  268 r (  87  101) 
 CTS_ideal_clock_CTO_delay131 (net)     1   3                 
 CTS_ideal_clock_CTO_delay111/A (NBUFFX32_RVT)  98   0  268 r (  88   99) 
 CTS_ideal_clock_CTO_delay111/Y (NBUFFX32_RVT)   0  84  352 r (  84   99) 
 CTS_ideal_clock_CTO_delay112 (net)     1   1                 
 NBUFFX2_RVT_G1B2I1/A (NBUFFX2_RVT)              0   0  352 r (  82   97) 
 NBUFFX2_RVT_G1B2I1/Y (NBUFFX2_RVT)             56  61  413 r (  82   97) 
 gclk_G1B2I1_1 (net)                    1   9                 
 INVX2_RVT_G1B3I1/A (INVX1_RVT)                 56   1  413 r (  31   46) 
 INVX2_RVT_G1B3I1/Y (INVX1_RVT)                 33  31  444 f (  31   46) 
 gclk_G1B3I1_1 (net)                    1   1                 
 INVX1_RVT_G1B4I1/A (INVX1_RVT)                 33   0  444 f (  30   42) 
 INVX1_RVT_G1B4I1/Y (INVX1_RVT)                100  78  522 r (  30   42) 
 gclk_G1B4I1_1 (net)                    3  10                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                               100   0  522 r (  30   61) 


++ Longest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 U2144/A (IBUFFX32_RVT)                          5   2    2 r ( 107  107) 
 U2144/Y (IBUFFX32_RVT)                          0   0    2 f ( 111  107) 
 n686 (net)                             2  12                 
 U2145/A2 (NOR2X4_RVT)                           2   1    3 f ( 201  146) 
 U2145/Y (NOR2X4_RVT)                            0   0    3 r ( 200  146) 
 rclk (net)                             2  19                 
 INVX4_RVT_G3B1I1/A (INVX16_RVT)                 4   2    6 r ( 265  193) 
 INVX4_RVT_G3B1I1/Y (INVX16_RVT)                 0   0    6 f ( 265  193) 
 rclk_G3B1I1_1 (net)                    1  20                 
 INVX16_RVT_G3B2I1/A (INVX32_RVT)                1   0    6 f ( 267  189) 
 INVX16_RVT_G3B2I1/Y (INVX32_RVT)                0   0    6 r ( 265  189) 
 rclk_G3B2I1_1 (net)                    9  47                 
 INVX16_RVT_G3B3I1/A (INVX4_RVT)                 5   2    8 r ( 207  290) 
 INVX16_RVT_G3B3I1/Y (INVX4_RVT)                 0   0    8 f ( 207  290) 
 rclk_G3B3I1_1 (net)                    8  64                 
 INVX8_RVT_G3B4I10/A (INVX4_RVT)                 2   1    9 f ( 188  291) 
 INVX8_RVT_G3B4I10/Y (INVX4_RVT)                 0   0    9 r ( 189  291) 
 rclk_G3B4I10_1 (net)                  61  83                 
 fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CLK (DFFX1_RVT)
                                                29  15   24 r (  27  255) 


++ Shortest path for clock ideal_clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  23    0) 
 gclk (port)                                     0   0    0 r (  23    0) 
 gclk (net)                             2  17                 
 NBUFFX2_RVT_G1B1I1/A (NBUFFX2_RVT)              2   1    1 r (  40   47) 
 NBUFFX2_RVT_G1B1I1/Y (NBUFFX2_RVT)              0   0    1 r (  40   47) 
 gclk_G1B1I1_1 (net)                    1  11                 
 CTS_ideal_clock_CTO_delay25/A (NBUFFX2_RVT)     2   1    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay25/Y (NBUFFX2_RVT)     0   0    2 r (  84  114) 
 CTS_ideal_clock_CTO_delay251 (net)     1   1                 
 CTS_ideal_clock_CTO_delay24/A (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay24/Y (NBUFFX2_RVT)     0   0    2 r (  84  107) 
 CTS_ideal_clock_CTO_delay241 (net)     1   4                 
 CTS_ideal_clock_CTO_delay13/A (NBUFFX32_RVT)    0   0    2 r (  84  101) 
 CTS_ideal_clock_CTO_delay13/Y (NBUFFX32_RVT)    0   0    2 r (  87  101) 
 CTS_ideal_clock_CTO_delay131 (net)     1   3                 
 CTS_ideal_clock_CTO_delay111/A (NBUFFX32_RVT)   0   0    2 r (  88   99) 
 CTS_ideal_clock_CTO_delay111/Y (NBUFFX32_RVT)   0   0    2 r (  84   99) 
 CTS_ideal_clock_CTO_delay112 (net)     1   1                 
 NBUFFX2_RVT_G1B2I1/A (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 NBUFFX2_RVT_G1B2I1/Y (NBUFFX2_RVT)              0   0    2 r (  82   97) 
 gclk_G1B2I1_1 (net)                    1   9                 
 INVX2_RVT_G1B3I1/A (INVX1_RVT)                  1   1    3 r (  31   46) 
 INVX2_RVT_G1B3I1/Y (INVX1_RVT)                  0   0    3 f (  31   46) 
 gclk_G1B3I1_1 (net)                    1   1                 
 INVX1_RVT_G1B4I1/A (INVX1_RVT)                  0   0    3 f (  30   42) 
 INVX1_RVT_G1B4I1/Y (INVX1_RVT)                  0   0    3 r (  30   42) 
 gclk_G1B4I1_1 (net)                    3  10                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                                 0   0    3 r (  30   61) 

Report DRC violations for clock ideal_clock (final)
Total 0 DRC violations for clock ideal_clock (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:07 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 50.76%  (261241/(634800-120141))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:261241 fixed:119376)
                      28385    cells, (non-fixed:23754  fixed:4631)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      120141   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       40 
Avg. std cell width:  1.78 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:07 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:07 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : Yes
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

  Loading design 'fpu'
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2898 times during delay calculation. (RCCALC-014)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
56%...67%...78%...89%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:47 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:47 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 26729 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:50 2019
****************************************

avg cell displacement:    0.419 um ( 0.25 row height)
max cell displacement:    1.432 um ( 0.86 row height)
std deviation:            0.250 um ( 0.15 row height)
number of cell moved:     24227 cells (out of 28306 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
    0:00:47   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:59 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:36:59 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:37:00 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Running incremental ICGR...
Done.

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock 
enable delay detour in ctdn

  Loading design 'fpu'
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2356 times during delay calculation. (RCCALC-014)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock

Pruning library cells (r/f, pwr)
    Min drive = -0.0249104.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0249104.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock : 0.500 ns
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3558 times during delay calculation. (RCCALC-014)

Computing clock and data under scenario *default*.

Updating timing information.

Preparing latches.

Updating clock-tree information.

Collecting setup paths:
 ... 20% ... 40% ... 60% ... 80% ... 100%

Summary:

Using boundary paths.
Adjusting boundary pins.
Using all clock pins.
Using all path-groups.
Using all clocks.

491000 initial constraints
==================================================
5706 loop constraints
0 feedthrough constraints
242647 non-worst setup constraints
0 non-worst hold constraints
--------------------------------------------------
242647 remaining setup constraints
0 remaining hold constraints

4553 initial constrained pins
==================================================
0 latencies at I/O ports
0 latencies at constrained nonstop cells
11 latencies at level-sensitive latches
0 latencies at interface logic models
--------------------------------------------------
0 latencies at enable path startpoints
0 latencies at macro pins
0 latencies at half-cycle pins
--------------------------------------------------
4552 latencies at sinks can be optimized (0 zeros)
1 latencies must be kept fixed (1 zeros, 0 fragile)

Some of the latencies are zero-valued.

Resources used for constraint collection:
  1.90e-03 cpu hours
  0.00e+00 gigabytes

Settings
--------
setup_margin          = 0 (ns)
hold_margin           = 0 (ns)
guard_band            = 0 (ns)
adjustment_limit      = 1e+30 (ns)
decrease_factor       = 1
improvement_threshold = 0.01 (ns)
resolution            = 0.001 (ns)
Cell CTS_ideal_clock_CTO_delay1: delay = 0.066
Cell CTS_ideal_clock_CTO_delay28: delay = 0.045
Cell CTS_ideal_clock_CTO_delay22: delay = 0.117
Cell fpu_mul/i_m4stg_frac/CTS_ideal_clock_CTO_delay27: delay = 0.202
Cell CTS_ideal_clock_CTO_delay25: delay = 0.064
Cell CTS_ideal_clock_CTO_delay24: delay = 0.053
Cell CTS_ideal_clock_CTO_delay13: delay = 0.073
Cell CTS_ideal_clock_CTO_delay111: delay = 0.061

Resources used for optimization:
  5.31e-05 cpu hours
  0.00e+00 gigabytes

This design could not be further optimized.



  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:22 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 50.76%  (261241/(634800-120153))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:261241 fixed:119376)
                      28385    cells, (non-fixed:23754  fixed:4631)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      120153   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       40 
Avg. std cell width:  1.78 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:22 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:22 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
optimize_clock_and_data completed successfully.

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3558 times during delay calculation. (RCCALC-014)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 6
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

Performing optimization...

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:55 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:55 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:38:55 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
    0:00:22   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:03 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:03 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:03 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
    0:00:29   96731.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:10 2019
****************************************
Std cell utilization: 59.96%  (380617/(634800-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (379549/(634800-1068))
(Non-fixed only)
Chip area:            634800   sites, bbox (5.00 5.00 407.04 406.28) um
Std cell area:        380617   sites, (non-fixed:379549 fixed:1068)
                      28385    cells, (non-fixed:28306  fixed:79)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1068     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.94 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:10 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed May  8 22:39:10 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 96460.1
  Total fixed cell area: 271.4
  Total physical cell area: 96731.5
  Core area: (5000 5000 407040 406280)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(412040,411280). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(412040,411280). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Running incremental ICGR...
Done.
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   61  Proc 2492 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,412.04,411.28)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   66  Proc 2492 
Net statistics:
Total number of nets     = 30503
Number of nets to route  = 80
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 4
Number of nets with min-layer-mode soft-cost-medium = 4
Number of nets with max-layer-mode hard = 4
41 nets are partially connected,
 of which 41 are detail routed and 0 are global routed.
39 nets are fully connected,
 of which 39 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   77  Alloctr   78  Proc 2492 
Average gCell capacity  3.53     on layer (1)    M1
Average gCell capacity  11.01    on layer (2)    M2
Average gCell capacity  5.49     on layer (3)    M3
Average gCell capacity  5.50     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.35     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.34     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.52  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.70  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 605160
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   78  Alloctr   79  Proc 2492 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   78  Alloctr   79  Proc 2492 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   78  Alloctr   79  Proc 2492 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   78  Alloctr   79  Proc 2492 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 852.89
Initial. Layer M1 wire length = 4.69
Initial. Layer M2 wire length = 398.13
Initial. Layer M3 wire length = 450.07
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1233
Initial. Via VIA12SQ_C count = 693
Initial. Via VIA23SQ_C count = 536
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   78  Alloctr   79  Proc 2492 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 852.89
phase1. Layer M1 wire length = 4.69
phase1. Layer M2 wire length = 398.13
phase1. Layer M3 wire length = 450.07
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1233
phase1. Via VIA12SQ_C count = 693
phase1. Via VIA23SQ_C count = 536
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   78  Alloctr   79  Proc 2492 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 852.89
phase2. Layer M1 wire length = 4.69
phase2. Layer M2 wire length = 398.13
phase2. Layer M3 wire length = 450.07
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1233
phase2. Via VIA12SQ_C count = 693
phase2. Via VIA23SQ_C count = 536
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   78  Alloctr   79  Proc 2492 

Congestion utilization per direction:
Average vertical track utilization   =  0.89 %
Peak    vertical track utilization   = 68.42 %
Average horizontal track utilization =  1.57 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -4  Alloctr   -4  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 2492 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 2492 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   60  Alloctr   61  Proc 2492 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used   61  Alloctr   62  Proc 2492 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1006 of 3076


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    6  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used   62  Alloctr   63  Proc 2529 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    6  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used   62  Alloctr   63  Proc 2529 

Number of wires with overlap after iteration 1 = 954 of 2703


Wire length and via report:
---------------------------
Number of M1 wires: 1008                  : 0
Number of M2 wires: 978                  VIA12SQ_C: 895
Number of M3 wires: 712                  VIA23SQ_C: 787
Number of M4 wires: 5            VIA34SQ_C: 8
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 2703              vias: 1690

Total M1 wire length: 142.7
Total M2 wire length: 578.8
Total M3 wire length: 710.7
Total M4 wire length: 2.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1434.6

Longest M1 wire length: 2.4
Longest M2 wire length: 7.0
Longest M3 wire length: 5.5
Longest M4 wire length: 1.1
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc   37 
[Track Assign: Done] Total (MB): Used   58  Alloctr   59  Proc 2529 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   65  Alloctr   66  Proc 2529 
Total number of nets = 30503, of which 0 are not extracted
Total number of open nets = 30385, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/625 Partitions, Violations =  0
Routed  4/625 Partitions, Violations =  0
Routed  8/625 Partitions, Violations =  0
Routed  9/625 Partitions, Violations =  0
Routed  13/625 Partitions, Violations = 0
Routed  18/625 Partitions, Violations = 1
Routed  19/625 Partitions, Violations = 1
Routed  24/625 Partitions, Violations = 0
Routed  25/625 Partitions, Violations = 0
Routed  27/625 Partitions, Violations = 0
Routed  31/625 Partitions, Violations = 0
Routed  33/625 Partitions, Violations = 0
Routed  39/625 Partitions, Violations = 0
Routed  40/625 Partitions, Violations = 0
Routed  42/625 Partitions, Violations = 7
Routed  49/625 Partitions, Violations = 7
Routed  50/625 Partitions, Violations = 7
Routed  51/625 Partitions, Violations = 6
Routed  54/625 Partitions, Violations = 2
Routed  60/625 Partitions, Violations = 2
Routed  61/625 Partitions, Violations = 2
Routed  63/625 Partitions, Violations = 0
Routed  67/625 Partitions, Violations = 0
Routed  71/625 Partitions, Violations = 0
Routed  72/625 Partitions, Violations = 0
Routed  75/625 Partitions, Violations = 0
Routed  79/625 Partitions, Violations = 0
Routed  82/625 Partitions, Violations = 0
Routed  84/625 Partitions, Violations = 2
Routed  87/625 Partitions, Violations = 15
Routed  92/625 Partitions, Violations = 15
Routed  93/625 Partitions, Violations = 15
Routed  96/625 Partitions, Violations = 15
Routed  99/625 Partitions, Violations = 5
Routed  106/625 Partitions, Violations =        1
Routed  107/625 Partitions, Violations =        1
Routed  108/625 Partitions, Violations =        1
Routed  111/625 Partitions, Violations =        0
Routed  114/625 Partitions, Violations =        0
Routed  121/625 Partitions, Violations =        0
Routed  122/625 Partitions, Violations =        0
Routed  123/625 Partitions, Violations =        1
Routed  126/625 Partitions, Violations =        5
Routed  129/625 Partitions, Violations =        5
Routed  135/625 Partitions, Violations =        5
Routed  137/625 Partitions, Violations =        5
Routed  138/625 Partitions, Violations =        5
Routed  141/625 Partitions, Violations =        10
Routed  144/625 Partitions, Violations =        16
Routed  147/625 Partitions, Violations =        16
Routed  151/625 Partitions, Violations =        16
Routed  155/625 Partitions, Violations =        27
Routed  156/625 Partitions, Violations =        27
Routed  159/625 Partitions, Violations =        28
Routed  162/625 Partitions, Violations =        22
Routed  165/625 Partitions, Violations =        22
Routed  169/625 Partitions, Violations =        33
Routed  174/625 Partitions, Violations =        21
Routed  175/625 Partitions, Violations =        21
Routed  177/625 Partitions, Violations =        10
Routed  180/625 Partitions, Violations =        10
Routed  184/625 Partitions, Violations =        10
Routed  187/625 Partitions, Violations =        12
Routed  189/625 Partitions, Violations =        2
Routed  194/625 Partitions, Violations =        2
Routed  195/625 Partitions, Violations =        2
Routed  198/625 Partitions, Violations =        4
Routed  201/625 Partitions, Violations =        4
Routed  204/625 Partitions, Violations =        2
Routed  207/625 Partitions, Violations =        2
Routed  211/625 Partitions, Violations =        2
Routed  214/625 Partitions, Violations =        2
Routed  216/625 Partitions, Violations =        2
Routed  219/625 Partitions, Violations =        15
Routed  222/625 Partitions, Violations =        15
Routed  225/625 Partitions, Violations =        15
Routed  228/625 Partitions, Violations =        24
Routed  232/625 Partitions, Violations =        24
Routed  234/625 Partitions, Violations =        24
Routed  237/625 Partitions, Violations =        24
Routed  240/625 Partitions, Violations =        9
Routed  243/625 Partitions, Violations =        9
Routed  246/625 Partitions, Violations =        9
Routed  249/625 Partitions, Violations =        2
Routed  252/625 Partitions, Violations =        4
Routed  255/625 Partitions, Violations =        4
Routed  258/625 Partitions, Violations =        4
Routed  261/625 Partitions, Violations =        4
Routed  264/625 Partitions, Violations =        4
Routed  267/625 Partitions, Violations =        5
Routed  270/625 Partitions, Violations =        3
Routed  274/625 Partitions, Violations =        12
Routed  277/625 Partitions, Violations =        14
Routed  279/625 Partitions, Violations =        14
Routed  282/625 Partitions, Violations =        14
Routed  285/625 Partitions, Violations =        20
Routed  288/625 Partitions, Violations =        20
Routed  291/625 Partitions, Violations =        20
Routed  294/625 Partitions, Violations =        21
Routed  297/625 Partitions, Violations =        19
Routed  301/625 Partitions, Violations =        19
Routed  303/625 Partitions, Violations =        17
Routed  306/625 Partitions, Violations =        19
Routed  309/625 Partitions, Violations =        13
Routed  312/625 Partitions, Violations =        13
Routed  315/625 Partitions, Violations =        13
Routed  318/625 Partitions, Violations =        13
Routed  321/625 Partitions, Violations =        3
Routed  326/625 Partitions, Violations =        3
Routed  327/625 Partitions, Violations =        3
Routed  330/625 Partitions, Violations =        3
Routed  333/625 Partitions, Violations =        3
Routed  336/625 Partitions, Violations =        5
Routed  339/625 Partitions, Violations =        16
Routed  342/625 Partitions, Violations =        16
Routed  345/625 Partitions, Violations =        20
Routed  350/625 Partitions, Violations =        20
Routed  351/625 Partitions, Violations =        20
Routed  354/625 Partitions, Violations =        24
Routed  357/625 Partitions, Violations =        22
Routed  360/625 Partitions, Violations =        18
Routed  363/625 Partitions, Violations =        9
Routed  366/625 Partitions, Violations =        9
Routed  369/625 Partitions, Violations =        5
Routed  373/625 Partitions, Violations =        5
Routed  375/625 Partitions, Violations =        3
Routed  378/625 Partitions, Violations =        3
Routed  381/625 Partitions, Violations =        3
Routed  384/625 Partitions, Violations =        4
Routed  387/625 Partitions, Violations =        4
Routed  390/625 Partitions, Violations =        4
Routed  395/625 Partitions, Violations =        4
Routed  396/625 Partitions, Violations =        2
Routed  399/625 Partitions, Violations =        7
Routed  402/625 Partitions, Violations =        7
Routed  405/625 Partitions, Violations =        8
Routed  408/625 Partitions, Violations =        8
Routed  411/625 Partitions, Violations =        10
Routed  416/625 Partitions, Violations =        10
Routed  417/625 Partitions, Violations =        10
Routed  420/625 Partitions, Violations =        5
Routed  423/625 Partitions, Violations =        5
Routed  426/625 Partitions, Violations =        4
Routed  429/625 Partitions, Violations =        6
Routed  432/625 Partitions, Violations =        4
Routed  436/625 Partitions, Violations =        4
Routed  438/625 Partitions, Violations =        6
Routed  441/625 Partitions, Violations =        6
Routed  444/625 Partitions, Violations =        10
Routed  447/625 Partitions, Violations =        9
Routed  450/625 Partitions, Violations =        7
Routed  455/625 Partitions, Violations =        9
Routed  456/625 Partitions, Violations =        11
Routed  459/625 Partitions, Violations =        17
Routed  462/625 Partitions, Violations =        13
Routed  465/625 Partitions, Violations =        13
Routed  468/625 Partitions, Violations =        22
Routed  473/625 Partitions, Violations =        20
Routed  474/625 Partitions, Violations =        20
Routed  477/625 Partitions, Violations =        12
Routed  480/625 Partitions, Violations =        14
Routed  483/625 Partitions, Violations =        14
Routed  486/625 Partitions, Violations =        5
Routed  490/625 Partitions, Violations =        5
Routed  492/625 Partitions, Violations =        7
Routed  495/625 Partitions, Violations =        8
Routed  498/625 Partitions, Violations =        13
Routed  501/625 Partitions, Violations =        17
Routed  504/625 Partitions, Violations =        20
Routed  507/625 Partitions, Violations =        18
Routed  510/625 Partitions, Violations =        21
Routed  513/625 Partitions, Violations =        26
Routed  516/625 Partitions, Violations =        18
Routed  519/625 Partitions, Violations =        17
Routed  522/625 Partitions, Violations =        17
Routed  525/625 Partitions, Violations =        12
Routed  528/625 Partitions, Violations =        10
Routed  531/625 Partitions, Violations =        13
Routed  534/625 Partitions, Violations =        11
Routed  537/625 Partitions, Violations =        16
Routed  540/625 Partitions, Violations =        11
Routed  543/625 Partitions, Violations =        8
Routed  546/625 Partitions, Violations =        8
Routed  549/625 Partitions, Violations =        3
Routed  552/625 Partitions, Violations =        5
Routed  555/625 Partitions, Violations =        7
Routed  558/625 Partitions, Violations =        8
Routed  561/625 Partitions, Violations =        12
Routed  564/625 Partitions, Violations =        11
Routed  567/625 Partitions, Violations =        9
Routed  570/625 Partitions, Violations =        6
Routed  573/625 Partitions, Violations =        3
Routed  576/625 Partitions, Violations =        7
Routed  579/625 Partitions, Violations =        7
Routed  582/625 Partitions, Violations =        21
Routed  585/625 Partitions, Violations =        19
Routed  589/625 Partitions, Violations =        17
Routed  591/625 Partitions, Violations =        1
Routed  594/625 Partitions, Violations =        1
Routed  598/625 Partitions, Violations =        1
Routed  600/625 Partitions, Violations =        1
Routed  603/625 Partitions, Violations =        1
Routed  606/625 Partitions, Violations =        3
Routed  609/625 Partitions, Violations =        7
Routed  612/625 Partitions, Violations =        1
Routed  615/625 Partitions, Violations =        1
Routed  618/625 Partitions, Violations =        1
Routed  621/625 Partitions, Violations =        7
Routed  624/625 Partitions, Violations =        1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   73  Alloctr   74  Proc 2529 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   73  Alloctr   74  Proc 2529 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   59  Alloctr   60  Proc 2529 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   59  Alloctr   60  Proc 2529 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    28180 micron
Total Number of Contacts =             14397
Total Number of Wires =                14707
Total Number of PtConns =              5334
Total Number of Routed Wires =       14707
Total Routed Wire Length =           27783 micron
Total Number of Routed Contacts =       14397
        Layer             M1 :         75 micron
        Layer             M2 :       1614 micron
        Layer             M3 :      12143 micron
        Layer             M4 :      10886 micron
        Layer             M5 :       1954 micron
        Layer             M6 :       1508 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         87
        Via        VIA45SQ_C :         44
        Via   VIA45SQ_C(rot) :        192
        Via        VIA34SQ_C :       4697
        Via        VIA23SQ_C :          8
        Via   VIA23SQ_C(rot) :       4657
        Via        VIA12SQ_C :       4711
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14397 vias)
 
    Layer VIA1       =  0.00% (0      / 4712    vias)
        Un-optimized = 100.00% (4712    vias)
    Layer VIA2       =  0.00% (0      / 4665    vias)
        Un-optimized = 100.00% (4665    vias)
    Layer VIA3       =  0.00% (0      / 4697    vias)
        Un-optimized = 100.00% (4697    vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
        Un-optimized = 100.00% (87      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14397 vias)
 
    Layer VIA1       =  0.00% (0      / 4712    vias)
    Layer VIA2       =  0.00% (0      / 4665    vias)
    Layer VIA3       =  0.00% (0      / 4697    vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14397 vias)
 
    Layer VIA1       =  0.00% (0      / 4712    vias)
        Un-optimized = 100.00% (4712    vias)
    Layer VIA2       =  0.00% (0      / 4665    vias)
        Un-optimized = 100.00% (4665    vias)
    Layer VIA3       =  0.00% (0      / 4697    vias)
        Un-optimized = 100.00% (4697    vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
    Layer VIA5       =  0.00% (0      / 87      vias)
        Un-optimized = 100.00% (87      vias)
 

Total number of nets = 30503
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2384 times during delay calculation. (RCCALC-014)
 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:40:24 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock          4552      62        79        0.0685    0.5433      2            225.9341
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:40:25 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.20
  Critical Path Slack:          59.28
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3232
  Leaf Cell Count:              28385
  Buf/Inv Cell Count:            1532
  Buf Cell Count:                 288
  Inv Cell Count:                1244
  CT Buf/Inv Cell Count:           70
  Combinational Cell Count:     21198
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53270.869778
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2315.506020
  Total Buffer Area:           611.47
  Total Inverter Area:        1704.04
  Macro/Black Box Area:      0.000000
  Net Area:              62305.565602
  Net XLength        :      326641.91
  Net YLength        :      367606.75
  -----------------------------------
  Cell Area:             96731.527968
  Design Area:          159037.093570
  Net Length        :       694248.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         30735
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               42.34
  -----------------------------------------
  Overall Compile Time:               43.97
  Overall Compile Wall Clock Time:    46.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : Yes
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : Yes
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
ideal_clock
Information: clock net gclk has been synthesized
Warning: Found a clock that already has been synthesized, so all existing clock trees will be removed.  (CTS-653)
Information: Ignoring the optimize_pre_cts_power command because no power optimizations are enabled. (CTS-650)
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'fpu'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX8_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX4_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX32_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'IBUFFX16_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (80/30534 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Net gclk has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock
CTS: Prepare sources for clock domain ideal_clock
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/U58/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/U21/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/U34/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U12/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/U47/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/U49/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/U15/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin U2145/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0249103.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0249103.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.522294
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Error: This design has previously undergone clock and data optimization using the clock_opt -only_psyn -concurrent_clock_and_data or clock_opt -incremental_clock_and_data command.    (CTS-1137)
1
icc_shell> exit
icc_shell> exit

Thank you...

