Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr  1 16:02:21 2024
| Host         : localhost.localdomain running 64-bit openSUSE Leap 15.4
| Command      : report_timing_summary -max_paths 10 -file fpadd_system_timing_summary_routed.rpt -pb fpadd_system_timing_summary_routed.pb -rpx fpadd_system_timing_summary_routed.rpx -warn_on_violation
| Design       : fpadd_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.738        0.000                      0                   54        0.209        0.000                      0                   54        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.738        0.000                      0                   54        0.209        0.000                      0                   54        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 2.498ns (39.906%)  route 3.762ns (60.094%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.481 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.852 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]_i_1/CO[0]
                         net (fo=1, routed)           0.000    11.852    fpadd_pipelined/mantissa_temp[24]
    SLICE_X4Y42          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.094    15.590    fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.450ns (39.442%)  route 3.762ns (60.558%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.481 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.804 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.804    fpadd_pipelined/mantissa_temp[21]
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[21]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.109    15.605    fpadd_pipelined/NORMMEM_mantissa_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.605    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.442ns (39.364%)  route 3.762ns (60.636%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.481 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.796 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.796    fpadd_pipelined/mantissa_temp[23]
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.109    15.605    fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.605    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.366ns (38.612%)  route 3.762ns (61.388%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.481 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.720 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.720    fpadd_pipelined/mantissa_temp[22]
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[22]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.109    15.605    fpadd_pipelined/NORMMEM_mantissa_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.605    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.346ns (38.411%)  route 3.762ns (61.589%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.481 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.700 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.700    fpadd_pipelined/mantissa_temp[20]
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[20]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.109    15.605    fpadd_pipelined/NORMMEM_mantissa_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.605    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.333ns (38.279%)  route 3.762ns (61.721%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.687 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.687    fpadd_pipelined/mantissa_temp[17]
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.653    15.136    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.109    15.604    fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.325ns (38.198%)  route 3.762ns (61.802%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.679 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.679    fpadd_pipelined/mantissa_temp[19]
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.653    15.136    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.109    15.604    fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.249ns (37.417%)  route 3.762ns (62.583%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.830     5.592    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          2.066     8.115    fpadd_pipelined/exp_A[2]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.124     8.239 r  fpadd_pipelined/mantissa_temp2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.239    fpadd_pipelined/mantissa_temp2_carry_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.486 r  fpadd_pipelined/mantissa_temp2_carry/O[0]
                         net (fo=37, routed)          1.695    10.181    fpadd_pipelined/mantissa_temp2[0]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.299    10.480 r  fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.480    fpadd_pipelined/NORMMEM_mantissa_temp[3]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.013 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.130 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.247 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    fpadd_pipelined/NORMMEM_mantissa_temp_reg[11]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.364 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fpadd_pipelined/NORMMEM_mantissa_temp_reg[15]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.603 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.603    fpadd_pipelined/mantissa_temp[18]
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.653    15.136    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[18]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.109    15.604    fpadd_pipelined/NORMMEM_mantissa_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.366ns (22.865%)  route 4.608ns (77.135%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.832     5.594    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/Q
                         net (fo=7, routed)           0.865     6.978    fpadd_pipelined/fp_normalizer/Q[17]
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.150     7.128 r  fpadd_pipelined/fp_normalizer/out[30]_i_7/O
                         net (fo=4, routed)           1.115     8.243    fpadd_pipelined/fp_normalizer_n_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  fpadd_pipelined/out[30]_i_2/O
                         net (fo=25, routed)          0.977     9.546    fpadd_pipelined/out[30]_i_2_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     9.670 f  fpadd_pipelined/out[22]_i_14/O
                         net (fo=1, routed)           0.971    10.641    fpadd_pipelined/out[22]_i_14_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124    10.765 f  fpadd_pipelined/out[22]_i_5/O
                         net (fo=1, routed)           0.680    11.445    fpadd_pipelined/out[22]_i_5_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124    11.569 r  fpadd_pipelined/out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.569    fpadd_pipelined/result[22]
    SLICE_X2Y40          FDCE                                         r  fpadd_pipelined/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.654    15.137    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  fpadd_pipelined/out_reg[22]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.077    15.573    fpadd_pipelined/out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.116ns (35.724%)  route 3.807ns (64.276%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.832     5.594    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.518     6.112 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[17]/Q
                         net (fo=7, routed)           0.865     6.978    fpadd_pipelined/fp_normalizer/Q[17]
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.150     7.128 f  fpadd_pipelined/fp_normalizer/out[30]_i_7/O
                         net (fo=4, routed)           1.115     8.243    fpadd_pipelined/fp_normalizer_n_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.326     8.569 f  fpadd_pipelined/out[30]_i_2/O
                         net (fo=25, routed)          1.188     9.757    fpadd_pipelined/out[30]_i_2_n_0
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.124     9.881 r  fpadd_pipelined/out[26]_i_5/O
                         net (fo=1, routed)           0.000     9.881    fpadd_pipelined/out[26]_i_5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.257 r  fpadd_pipelined/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.257    fpadd_pipelined/out_reg[26]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.572 r  fpadd_pipelined/out_reg[30]_i_5/O[3]
                         net (fo=1, routed)           0.639    11.211    fpadd_pipelined/data0[7]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.307    11.518 r  fpadd_pipelined/out[30]_i_1/O
                         net (fo=1, routed)           0.000    11.518    fpadd_pipelined/result[30]
    SLICE_X1Y37          FDCE                                         r  fpadd_pipelined/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.652    15.135    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  fpadd_pipelined/out_reg[30]/C
                         clock pessimism              0.394    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.032    15.526    fpadd_pipelined/out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  4.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fpadd_pipelined/NORMMEM_mantissa_temp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.468%)  route 0.137ns (39.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.621     1.568    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.164     1.732 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[8]/Q
                         net (fo=7, routed)           0.137     1.868    fpadd_pipelined/NORMMEM_mantissa_temp[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  fpadd_pipelined/out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.913    fpadd_pipelined/result[7]
    SLICE_X6Y38          FDCE                                         r  fpadd_pipelined/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.890     2.084    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  fpadd_pipelined/out_reg[7]/C
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.121     1.705    fpadd_pipelined/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 anodeDriver/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodeDriver/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.623     1.570    anodeDriver/clk_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  anodeDriver/count_reg[0]/Q
                         net (fo=7, routed)           0.160     1.894    anodeDriver/count_reg[0]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.939 r  anodeDriver/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    anodeDriver/countNext[0]
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.892     2.086    anodeDriver/clk_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[0]/C
                         clock pessimism             -0.516     1.570    
    SLICE_X4Y43          FDPE (Hold_fdpe_C_D)         0.121     1.691    anodeDriver/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.299ns (67.381%)  route 0.145ns (32.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.145     1.852    fpadd_pipelined/exp_A[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.010 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    fpadd_pipelined/mantissa_temp[0]
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.081    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[0]/C
                         clock pessimism             -0.480     1.601    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.134     1.735    fpadd_pipelined/NORMMEM_mantissa_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.313ns (68.379%)  route 0.145ns (31.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.145     1.852    fpadd_pipelined/exp_A[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.024 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    fpadd_pipelined/mantissa_temp[2]
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.081    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[2]/C
                         clock pessimism             -0.480     1.601    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.134     1.735    fpadd_pipelined/NORMMEM_mantissa_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 anodeDriver/count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodeDriver/count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.623     1.570    anodeDriver/clk_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  anodeDriver/count_reg[2]/Q
                         net (fo=5, routed)           0.171     1.889    anodeDriver/count_reg[2]
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.101     1.990 r  anodeDriver/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.990    anodeDriver/count[2]_i_1_n_0
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.892     2.086    anodeDriver/clk_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  anodeDriver/count_reg[2]/C
                         clock pessimism             -0.516     1.570    
    SLICE_X4Y43          FDPE (Hold_fdpe_C_D)         0.131     1.701    anodeDriver/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.325ns (69.186%)  route 0.145ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.145     1.852    fpadd_pipelined/exp_A[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.036 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    fpadd_pipelined/mantissa_temp[1]
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.081    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[1]/C
                         clock pessimism             -0.480     1.601    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.134     1.735    fpadd_pipelined/NORMMEM_mantissa_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.337ns (69.954%)  route 0.145ns (30.046%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.145     1.852    fpadd_pipelined/exp_A[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     2.048 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    fpadd_pipelined/mantissa_temp[3]
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.081    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]/C
                         clock pessimism             -0.480     1.601    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.134     1.735    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_mantissa_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.373ns (72.043%)  route 0.145ns (27.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.145     1.852    fpadd_pipelined/exp_A[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     2.031 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.031    fpadd_pipelined/NORMMEM_mantissa_temp_reg[3]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.084 r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.084    fpadd_pipelined/mantissa_temp[4]
    SLICE_X4Y37          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.888     2.082    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  fpadd_pipelined/NORMMEM_mantissa_temp_reg[4]/C
                         clock pessimism             -0.480     1.602    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.134     1.736    fpadd_pipelined/NORMMEM_mantissa_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/NORMMEM_exp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.646%)  route 0.278ns (66.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.278     1.985    fpadd_pipelined/exp_A[2]
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_exp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.888     2.082    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/NORMMEM_exp_reg[7]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.071     1.637    fpadd_pipelined/NORMMEM_exp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 fpadd_pipelined/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_pipelined/out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.328%)  route 0.299ns (61.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.566    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  fpadd_pipelined/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  fpadd_pipelined/A_reg[9]/Q
                         net (fo=72, routed)          0.299     2.006    fpadd_pipelined/exp_A[2]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.045     2.051 r  fpadd_pipelined/out[28]_i_1/O
                         net (fo=1, routed)           0.000     2.051    fpadd_pipelined/result[28]
    SLICE_X2Y36          FDCE                                         r  fpadd_pipelined/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.888     2.082    fpadd_pipelined/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  fpadd_pipelined/out_reg[28]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120     1.701    fpadd_pipelined/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    anodeDriver/count_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    anodeDriver/count_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    anodeDriver/count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    anodeDriver/count_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    anodeDriver/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    fpadd_pipelined/A_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    fpadd_pipelined/NORMMEM_exp_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    fpadd_pipelined/NORMMEM_mantissa_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    fpadd_pipelined/NORMMEM_mantissa_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    fpadd_pipelined/NORMMEM_mantissa_temp_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    fpadd_pipelined/NORMMEM_mantissa_temp_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    fpadd_pipelined/NORMMEM_mantissa_temp_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    fpadd_pipelined/NORMMEM_mantissa_temp_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    fpadd_pipelined/NORMMEM_mantissa_temp_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    fpadd_pipelined/out_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    fpadd_pipelined/out_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    fpadd_pipelined/out_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    fpadd_pipelined/out_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    fpadd_pipelined/out_reg[30]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    anodeDriver/count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    anodeDriver/count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    anodeDriver/count_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    anodeDriver/count_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    anodeDriver/count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    fpadd_pipelined/NORMMEM_mantissa_temp_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    fpadd_pipelined/NORMMEM_mantissa_temp_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    fpadd_pipelined/NORMMEM_mantissa_temp_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    fpadd_pipelined/NORMMEM_mantissa_temp_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    fpadd_pipelined/out_reg[18]/C



