"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[8e3],{9502:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>i,contentTitle:()=>r,default:()=>u,frontMatter:()=>c,metadata:()=>o,toc:()=>l});const o=JSON.parse('{"id":"KnowledgeBase/layout/component-placement","title":"Component placement","description":"","source":"@site/docs/KnowledgeBase/04_layout/4_component-placement.md","sourceDirName":"KnowledgeBase/04_layout","slug":"/KnowledgeBase/layout/component-placement","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/component-placement","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/04_layout/4_component-placement.md","tags":[],"version":"current","sidebarPosition":4,"frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Outline and constraints","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/outline-constraints"},"next":{"title":"Route (add tracks)","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/route"}}');var a=n(4848),s=n(8453);const c={},r="Component placement",i={},l=[];function d(e){const t={h1:"h1",header:"header",...(0,s.R)(),...e.components};return(0,a.jsx)(t.header,{children:(0,a.jsx)(t.h1,{id:"component-placement",children:"Component placement"})})}function u(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,a.jsx)(t,{...e,children:(0,a.jsx)(d,{...e})}):d(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>c,x:()=>r});var o=n(6540);const a={},s=o.createContext(a);function c(e){const t=o.useContext(s);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function r(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(a):e.components||a:c(e.components),o.createElement(s.Provider,{value:t},e.children)}}}]);