/*
 * Copyright (C) 2015 Microchip Technology
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, see <http://www.gnu.org/licenses/>.
 */
#ifndef _LAN78XX_H
#define _LAN78XX_H

/* USB Vendor Requests */
#define USB_VENDOR_REQUEST_WRITE_REGISTER	0xA0
#define USB_VENDOR_REQUEST_READ_REGISTER	0xA1
#define USB_VENDOR_REQUEST_GET_STATS		0xA2

/* Interrupt Endpoint status word bitfields */
#define INT_ENP_EEE_START_TX_LPI_INT		BIT(26)
#define INT_ENP_EEE_STOP_TX_LPI_INT		BIT(25)
#define INT_ENP_EEE_RX_LPI_INT			BIT(24)
#define INT_ENP_RDFO_INT			BIT(22)
#define INT_ENP_TXE_INT				BIT(21)
#define INT_ENP_TX_DIS_INT			BIT(19)
#define INT_ENP_RX_DIS_INT			BIT(18)
#define INT_ENP_PHY_INT				BIT(17)
#define INT_ENP_DP_INT				BIT(16)
#define INT_ENP_MAC_ERR_INT			BIT(15)
#define INT_ENP_TDFU_INT			BIT(14)
#define INT_ENP_TDFO_INT			BIT(13)
#define INT_ENP_UTX_FP_INT			BIT(12)

#define TX_PKT_ALIGNMENT			4
#define RX_PKT_ALIGNMENT			4

/* Tx Command A */
#define TX_CMD_A_IGE			(0x20000000)
#define TX_CMD_A_ICE			(0x10000000)
#define TX_CMD_A_LSO			(0x08000000)
#define TX_CMD_A_IPE			(0x04000000)
#define TX_CMD_A_TPE			(0x02000000)
#define TX_CMD_A_IVTG			(0x01000000)
#define TX_CMD_A_RVTG			(0x00800000)
#define TX_CMD_A_FCS			(0x00400000)
#define TX_CMD_A_LEN_MASK		(0x000FFFFF)

/* Tx Command B */
#define TX_CMD_B_MSS_SHIFT		(16)
#define TX_CMD_B_MSS_MASK		(0x3FFF0000)
#define TX_CMD_B_MSS_MIN		((unsigned short)8)
#define TX_CMD_B_VTAG_MASK		(0x0000FFFF)
#define TX_CMD_B_VTAG_PRI_MASK		(0x0000E000)
#define TX_CMD_B_VTAG_CFI_MASK		(0x00001000)
#define TX_CMD_B_VTAG_VID_MASK		(0x00000FFF)

/* Rx Command A */
#define RX_CMD_A_ICE			(0x80000000)
#define RX_CMD_A_TCE			(0x40000000)
#define RX_CMD_A_CSE_MASK		(0xC0000000)
#define RX_CMD_A_IPV			(0x20000000)
#define RX_CMD_A_PID_MASK		(0x18000000)
#define RX_CMD_A_PID_NONE_IP		(0x00000000)
#define RX_CMD_A_PID_TCP_IP		(0x08000000)
#define RX_CMD_A_PID_UDP_IP		(0x10000000)
#define RX_CMD_A_PID_IP			(0x18000000)
#define RX_CMD_A_PFF			(0x04000000)
#define RX_CMD_A_BAM			(0x02000000)
#define RX_CMD_A_MAM			(0x01000000)
#define RX_CMD_A_FVTG			(0x00800000)
#define RX_CMD_A_RED			(0x00400000)
#define RX_CMD_A_RX_ERRS_MASK		(0xC03F0000)
#define RX_CMD_A_RWT			(0x00200000)
#define RX_CMD_A_RUNT			(0x00100000)
#define RX_CMD_A_LONG			(0x00080000)
#define RX_CMD_A_RXE			(0x00040000)
#define RX_CMD_A_DRB			(0x00020000)
#define RX_CMD_A_FCS			(0x00010000)
#define RX_CMD_A_UAM			(0x00008000)
#define RX_CMD_A_ICSM			(0x00004000)
#define RX_CMD_A_LEN_MASK		(0x00003FFF)

/* Rx Command B */
#define RX_CMD_B_CSUM_SHIFT		(16)
#define RX_CMD_B_CSUM_MASK		(0xFFFF0000)
#define RX_CMD_B_VTAG_MASK		(0x0000FFFF)
#define RX_CMD_B_VTAG_PRI_MASK		(0x0000E000)
#define RX_CMD_B_VTAG_CFI_MASK		(0x00001000)
#define RX_CMD_B_VTAG_VID_MASK		(0x00000FFF)

/* Rx Command C */
#define RX_CMD_C_WAKE_SHIFT		(15)
#define RX_CMD_C_WAKE			(0x8000)
#define RX_CMD_C_REF_FAIL_SHIFT		(14)
#define RX_CMD_C_REF_FAIL		(0x4000)

/* SCSRs */
#define NUMBER_OF_REGS			(193)

#define ID_REV				(0x00)
#define ID_REV_CHIP_ID_MASK		(0xFFFF0000)
#define ID_REV_CHIP_REV_MASK		(0x0000FFFF)
#define ID_REV_CHIP_ID_7800		(0x7800)
#define ID_REV_CHIP_ID_7850		(0x7850)

#define FPGA_REV			(0x04)
#define FPGA_REV_MINOR_MASK		(0x0000FF00)
#define FPGA_REV_MAJOR_MASK		(0x000000FF)

#define INT_STS				(0x0C)
#define INT_STS_CLEAR_ALL		(0xFFFFFFFF)
#define INT_STS_EEE_TX_LPI_STRT		(0x04000000)
#define INT_STS_EEE_TX_LPI_STOP		(0x02000000)
#define INT_STS_EEE_RX_LPI		(0x01000000)
#define INT_STS_RDFO			(0x00400000)
#define INT_STS_TXE			(0x00200000)
#define INT_STS_TX_DIS			(0x00080000)
#define INT_STS_RX_DIS			(0x00040000)
#define INT_STS_PHY_INT			(0x00020000)
#define INT_STS_DP_INT			(0x00010000)
#define INT_STS_MAC_ERR			(0x00008000)
#define INT_STS_TDFU			(0x00004000)
#define INT_STS_TDFO			(0x00002000)
#define INT_STS_UFX_FP			(0x00001000)
#define INT_STS_GPIO_MASK		(0x00000FFF)
#define INT_STS_GPIO11			(0x00000800)
#define INT_STS_GPIO10			(0x00000400)
#define INT_STS_GPIO9			(0x00000200)
#define INT_STS_GPIO8			(0x00000100)
#define INT_STS_GPIO7			(0x00000080)
#define INT_STS_GPIO6			(0x00000040)
#define INT_STS_GPIO5			(0x00000020)
#define INT_STS_GPIO4			(0x00000010)
#define INT_STS_GPIO3			(0x00000008)
#define INT_STS_GPIO2			(0x00000004)
#define INT_STS_GPIO1			(0x00000002)
#define INT_STS_GPIO0			(0x00000001)

#define HW_CFG				(0x010)
#define HW_CFG_CLK125_EN		(0x02000000)
#define HW_CFG_REFCLK25_EN		(0x01000000)
#define HW_CFG_LED3_EN			(0x00800000)
#define HW_CFG_LED2_EN			(0x00400000)
#define HW_CFG_LED1_EN			(0x00200000)
#define HW_CFG_LED0_EN			(0x00100000)
#define HW_CFG_EEE_PHY_LUSU		(0x00020000)
#define HW_CFG_EEE_TSU			(0x00010000)
#define HW_CFG_NETDET_STS		(0x00008000)
#define HW_CFG_NETDET_EN		(0x00004000)
#define HW_CFG_EEM			(0x00002000)
#define HW_CFG_RST_PROTECT		(0x00001000)
#define HW_CFG_CONNECT_BUF		(0x00000400)
#define HW_CFG_CONNECT_EN		(0x00000200)
#define HW_CFG_CONNECT_POL		(0x00000100)
#define HW_CFG_SUSPEND_N_SEL_MASK	(0x000000C0)
#define HW_CFG_SUSPEND_N_SEL_2		(0x00000000)
#define HW_CFG_SUSPEND_N_SEL_12N	(0x00000040)
#define HW_CFG_SUSPEND_N_SEL_012N	(0x00000080)
#define HW_CFG_SUSPEND_N_SEL_0123N	(0x000000C0)
#define HW_CFG_SUSPEND_N_POL		(0x00000020)
#define HW_CFG_MEF			(0x00000010)
#define HW_CFG_ETC			(0x00000008)
#define HW_CFG_LRST			(0x00000002)
#define HW_CFG_SRST			(0x00000001)

#define PMT_CTL				(0x014)
#define PMT_CTL_EEE_WAKEUP_EN		(0x00002000)
#define PMT_CTL_EEE_WUPS		(0x00001000)
#define PMT_CTL_MAC_SRST		(0x00000800)
#define PMT_CTL_PHY_PWRUP		(0x00000400)
#define PMT_CTL_RES_CLR_WKP_MASK	(0x00000300)
#define PMT_CTL_RES_CLR_WKP_STS		(0x00000200)
#define PMT_CTL_RES_CLR_WKP_EN		(0x00000100)
#define PMT_CTL_READY			(0x00000080)
#define PMT_CTL_SUS_MODE_MASK		(0x00000060)
#define PMT_CTL_SUS_MODE_0		(0x00000000)
#define PMT_CTL_SUS_MODE_1		(0x00000020)
#define PMT_CTL_SUS_MODE_2		(0x00000040)
#define PMT_CTL_SUS_MODE_3		(0x00000060)
#define PMT_CTL_PHY_RST			(0x00000010)
#define PMT_CTL_WOL_EN			(0x00000008)
#define PMT_CTL_PHY_WAKE_EN		(0x00000004)
#define PMT_CTL_WUPS_MASK		(0x00000003)
#define PMT_CTL_WUPS_MLT		(0x00000003)
#define PMT_CTL_WUPS_MAC		(0x00000002)
#define PMT_CTL_WUPS_PHY		(0x00000001)

#define GPIO_CFG0			(0x018)
#define GPIO_CFG0_GPIOEN_MASK		(0x0000F000)
#define GPIO_CFG0_GPIOEN3		(0x00008000)
#define GPIO_CFG0_GPIOEN2		(0x00004000)
#define GPIO_CFG0_GPIOEN1		(0x00002000)
#define GPIO_CFG0_GPIOEN0		(0x00001000)
#define GPIO_CFG0_GPIOBUF_MASK		(0x00000F00)
#define GPIO_CFG0_GPIOBUF3		(0x00000800)
#define GPIO_CFG0_GPIOBUF2		(0x00000400)
#define GPIO_CFG0_GPIOBUF1		(0x00000200)
#define GPIO_CFG0_GPIOBUF0		(0x00000100)
#define GPIO_CFG0_GPIODIR_MASK		(0x000000F0)
#define GPIO_CFG0_GPIODIR3		(0x00000080)
#define GPIO_CFG0_GPIODIR2		(0x00000040)
#define GPIO_CFG0_GPIODIR1		(0x00000020)
#define GPIO_CFG0_GPIODIR0		(0x00000010)
#define GPIO_CFG0_GPIOD_MASK		(0x0000000F)
#define GPIO_CFG0_GPIOD3		(0x00000008)
#define GPIO_CFG0_GPIOD2		(0x00000004)
#define GPIO_CFG0_GPIOD1		(0x00000002)
#define GPIO_CFG0_GPIOD0		(0x00000001)

#define GPIO_CFG1			(0x01C)
#define GPIO_CFG1_GPIOEN_MASK		(0xFF000000)
#define GPIO_CFG1_GPIOEN11		(0x80000000)
#define GPIO_CFG1_GPIOEN10		(0x40000000)
#define GPIO_CFG1_GPIOEN9		(0x20000000)
#define GPIO_CFG1_GPIOEN8		(0x10000000)
#define GPIO_CFG1_GPIOEN7		(0x08000000)
#define GPIO_CFG1_GPIOEN6		(0x04000000)
#define GPIO_CFG1_GPIOEN5		(0x02000000)
#define GPIO_CFG1_GPIOEN4		(0x01000000)
#define GPIO_CFG1_GPIOBUF_MASK		(0x00FF0000)
#define GPIO_CFG1_GPIOBUF11		(0x00800000)
#define GPIO_CFG1_GPIOBUF10		(0x00400000)
#define GPIO_CFG1_GPIOBUF9		(0x00200000)
#define GPIO_CFG1_GPIOBUF8		(0x00100000)
#define GPIO_CFG1_GPIOBUF7		(0x00080000)
#define GPIO_CFG1_GPIOBUF6		(0x00040000)
#define GPIO_CFG1_GPIOBUF5		(0x00020000)
#define GPIO_CFG1_GPIOBUF4		(0x00010000)
#define GPIO_CFG1_GPIODIR_MASK		(0x0000FF00)
#define GPIO_CFG1_GPIODIR11		(0x00008000)
#define GPIO_CFG1_GPIODIR10		(0x00004000)
#define GPIO_CFG1_GPIODIR9		(0x00002000)
#define GPIO_CFG1_GPIODIR8		(0x00001000)
#define GPIO_CFG1_GPIODIR7		(0x00000800)
#define GPIO_CFG1_GPIODIR6		(0x00000400)
#define GPIO_CFG1_GPIODIR5		(0x00000200)
#define GPIO_CFG1_GPIODIR4		(0x00000100)
#define GPIO_CFG1_GPIOD_MASK		(0x000000FF)
#define GPIO_CFG1_GPIOD11		(0x00000080)
#define GPIO_CFG1_GPIOD10		(0x00000040)
#define GPIO_CFG1_GPIOD9		(0x00000020)
#define GPIO_CFG1_GPIOD8		(0x00000010)
#define GPIO_CFG1_GPIOD7		(0x00000008)
#define GPIO_CFG1_GPIOD6		(0x00000004)
#define GPIO_CFG1_GPIOD6		(0x00000004)
#define GPIO_CFG1_GPIOD5		(0x00000002)
#define GPIO_CFG1_GPIOD4		(0x00000001)

#define GPIO_WAKE			(0x020)
#define GPIO_WAKE_GPIOPOL_MASK		(0x0FFF0000)
#define GPIO_WAKE_GPIOPOL11		(0x08000000)
#define GPIO_WAKE_GPIOPOL10		(0x04000000)
#define GPIO_WAKE_GPIOPOL9		(0x02000000)
#define GPIO_WAKE_GPIOPOL8		(0x01000000)
#define GPIO_WAKE_GPIOPOL7		(0x00800000)
#define GPIO_WAKE_GPIOPOL6		(0x00400000)
#define GPIO_WAKE_GPIOPOL5		(0x00200000)
#define GPIO_WAKE_GPIOPOL4		(0x00100000)
#define GPIO_WAKE_GPIOPOL3		(0x00080000)
#define GPIO_WAKE_GPIOPOL2		(0x00040000)
#define GPIO_WAKE_GPIOPOL1		(0x00020000)
#define GPIO_WAKE_GPIOPOL0		(0x00010000)
#define GPIO_WAKE_GPIOWK_MASK		(0x00000FFF)
#define GPIO_WAKE_GPIOWK11		(0x00000800)
#define GPIO_WAKE_GPIOWK10		(0x00000400)
#define GPIO_WAKE_GPIOWK9		(0x00000200)
#define GPIO_WAKE_GPIOWK8		(0x00000100)
#define GPIO_WAKE_GPIOWK7		(0x00000080)
#define GPIO_WAKE_GPIOWK6		(0x00000040)
#define GPIO_WAKE_GPIOWK5		(0x00000020)
#define GPIO_WAKE_GPIOWK4		(0x00000010)
#define GPIO_WAKE_GPIOWK3		(0x00000008)
#define GPIO_WAKE_GPIOWK2		(0x00000004)
#define GPIO_WAKE_GPIOWK1		(0x00000002)
#define GPIO_WAKE_GPIOWK0		(0x00000001)

#define DP_SEL				(0x024)
#define DP_SEL_DPRDY			(0x80000000)
#define DP_SEL_RSEL_MASK		(0x0000000F)
#define DP_SEL_RSEL_USB_PHY_CSRS	(0x0000000F)
#define DP_SEL_RSEL_OTP_64BIT		(0x00000009)
#define DP_SEL_RSEL_OTP_8BIT		(0x00000008)
#define DP_SEL_RSEL_UTX_BUF_RAM		(0x00000007)
#define DP_SEL_RSEL_DESC_RAM		(0x00000005)
#define DP_SEL_RSEL_TXFIFO		(0x00000004)
#define DP_SEL_RSEL_RXFIFO		(0x00000003)
#define DP_SEL_RSEL_LSO			(0x00000002)
#define DP_SEL_RSEL_VLAN_DA		(0x00000001)
#define DP_SEL_RSEL_URXBUF		(0x00000000)
#define DP_SEL_VHF_HASH_LEN		(16)
#define DP_SEL_VHF_VLAN_LEN		(128)

#define DP_CMD				(0x028)
#define DP_CMD_WRITE			(0x00000001)
#define DP_CMD_READ			(0x00000000)

#define DP_ADDR				(0x02C)
#define DP_ADDR_MASK			(0x00003FFF)

#define DP_DATA				(0x030)

#define E2P_CMD				(0x040)
#define E2P_CMD_EPC_BUSY		(0x80000000)
#define E2P_CMD_EPC_CMD_MASK		(0x70000000)
#define E2P_CMD_EPC_CMD_RELOAD		(0x70000000)
#define E2P_CMD_EPC_CMD_ERAL		(0x60000000)
#define E2P_CMD_EPC_CMD_ERASE		(0x50000000)
#define E2P_CMD_EPC_CMD_WRAL		(0x40000000)
#define E2P_CMD_EPC_CMD_WRITE		(0x30000000)
#define E2P_CMD_EPC_CMD_EWEN		(0x20000000)
#define E2P_CMD_EPC_CMD_EWDS		(0x10000000)
#define E2P_CMD_EPC_CMD_READ		(0x00000000)
#define E2P_CMD_EPC_TIMEOUT		(0x00000400)
#define E2P_CMD_EPC_DL			(0x00000200)
#define E2P_CMD_EPC_ADDR_MASK		(0x000001FF)

#define E2P_DATA			(0x044)
#define E2P_DATA_EEPROM_DATA_MASK	(0x000000FF)

#define BOS_ATTR			(0x050)
#define BOS_ATTR_BLOCK_SIZE_MASK	(0x000000FF)

#define SS_ATTR				(0x054)
#define SS_ATTR_POLL_INT_MASK		(0x00FF0000)
#define SS_ATTR_DEV_DESC_SIZE_MASK	(0x0000FF00)
#define SS_ATTR_CFG_BLK_SIZE_MASK	(0x000000FF)

#define HS_ATTR				(0x058)
#define HS_ATTR_POLL_INT_MASK		(0x00FF0000)
#define HS_ATTR_DEV_DESC_SIZE_MASK	(0x0000FF00)
#define HS_ATTR_CFG_BLK_SIZE_MASK	(0x000000FF)

#define FS_ATTR				(0x05C)
#define FS_ATTR_POLL_INT_MASK		(0x00FF0000)
#define FS_ATTR_DEV_DESC_SIZE_MASK	(0x0000FF00)
#define FS_ATTR_CFG_BLK_SIZE_MASK	(0x000000FF)

#define STR_ATTR0			(0x060)
#define STR_ATTR0_CFGSTR_DESC_SIZE_MASK	(0xFF000000)
#define STR_ATTR0_SERSTR_DESC_SIZE_MASK	(0x00FF0000)
#define STR_ATTR0_PRODSTR_DESC_SIZE_MASK (0x0000FF00)
#define STR_ATTR0_MANUF_DESC_SIZE_MASK	(0x000000FF)

#define STR_ATTR1			(0x064)
#define STR_ATTR1_INTSTR_DESC_SIZE_MASK	(0x000000FF)

#define STR_FLAG_ATTR			(0x068)
#define STR_FLAG_ATTR_PME_FLAGS_MASK	(0x000000FF)

#define USB_CFG0			(0x080)
#define USB_CFG_LPM_RESPONSE		(0x80000000)
#define USB_CFG_LPM_CAPABILITY		(0x40000000)
#define USB_CFG_LPM_ENBL_SLPM		(0x20000000)
#define USB_CFG_HIRD_THR_MASK		(0x1F000000)
#define USB_CFG_HIRD_THR_960		(0x1C000000)
#define USB_CFG_HIRD_THR_885		(0x1B000000)
#define USB_CFG_HIRD_THR_810		(0x1A000000)
#define USB_CFG_HIRD_THR_735		(0x19000000)
#define USB_CFG_HIRD_THR_660		(0x18000000)
#define USB_CFG_HIRD_THR_585		(0x17000000)
#define USB_CFG_HIRD_THR_510		(0x16000000)
#define USB_CFG_HIRD_THR_435		(0x15000000)
#define USB_CFG_HIRD_THR_360		(0x14000000)
#define USB_CFG_HIRD_THR_285		(0x13000000)
#define USB_CFG_HIRD_THR_210		(0x12000000)
#define USB_CFG_HIRD_THR_135		(0x11000000)
#define USB_CFG_HIRD_THR_60		(0x10000000)
#define USB_CFG_MAX_BURST_BI_MASK	(0x00F00000)
#define USB_CFG_MAX_BURST_BO_MASK	(0x000F0000)
#define USB_CFG_MAX_DEV_SPEED_MASK	(0x0000E000)
#define USB_CFG_MAX_DEV_SPEED_SS	(0x00008000)
#define USB_CFG_MAX_DEV_SPEED_HS	(0x00000000)
#define USB_CFG_MAX_DEV_SPEED_FS	(0x00002000)
#define USB_CFG_PHY_BOOST_MASK		(0x00000180)
#define USB_CFG_PHY_BOOST_PLUS_12	(0x00000180)
#define USB_CFG_PHY_BOOST_PLUS_8	(0x00000100)
#define USB_CFG_PHY_BOOST_PLUS_4	(0x00000080)
#define USB_CFG_PHY_BOOST_NORMAL	(0x00000000)
#define USB_CFG_BIR			(0x00000040)
#define USB_CFG_BCE			(0x00000020)
#define USB_CFG_PORT_SWAP		(0x00000010)
#define USB_CFG_LPM_EN			(0x00000008)
#define USB_CFG_RMT_WKP			(0x00000004)
#define USB_CFG_PWR_SEL			(0x00000002)
#define USB_CFG_STALL_BO_DIS		(0x00000001)

#define USB_CFG1			(0x084)
#define USB_CFG1_U1_TIMEOUT_MASK	(0xFF000000)
#define USB_CFG1_U2_TIMEOUT_MASK	(0x00FF0000)
#define USB_CFG1_HS_TOUT_CAL_MASK	(0x0000E000)
#define USB_CFG1_DEV_U2_INIT_EN		(0x00001000)
#define USB_CFG1_DEV_U2_EN		(0x00000800)
#define USB_CFG1_DEV_U1_INIT_EN		(0x00000400)
#define USB_CFG1_DEV_U1_EN		(0x00000200)
#define USB_CFG1_LTM_ENABLE		(0x00000100)
#define USB_CFG1_FS_TOUT_CAL_MASK	(0x00000070)
#define USB_CFG1_SCALE_DOWN_MASK	(0x00000003)
#define USB_CFG1_SCALE_DOWN_MODE3	(0x00000003)
#define USB_CFG1_SCALE_DOWN_MODE2	(0x00000002)
#define USB_CFG1_SCALE_DOWN_MODE1	(0x00000001)
#define USB_CFG1_SCALE_DOWN_MODE0	(0x00000000)

#define USB_CFG2			(0x088)
#define USB_CFG2_SS_DETACH_TIME_MASK	(0xFFFF0000)
#define USB_CFG2_HS_DETACH_TIME_MASK	(0x0000FFFF)

#define BURST_CAP			(0x090)
#define BURST_CAP_SIZE_MASK		(0x000000FF)

#define BULK_IN_DLY			(0x094)
#define BULK_IN_DLY_MASK		(0x0000FFFF)

#define INT_EP_CTL			(0x098)
#define INT_EP_INTEP_ON			(0x80000000)
#define INT_STS_EEE_TX_LPI_STRT_EN	(0x04000000)
#define INT_STS_EEE_TX_LPI_STOP_EN	(0x02000000)
#define INT_STS_EEE_RX_LPI_EN		(0x01000000)
#define INT_EP_RDFO_EN			(0x00400000)
#define INT_EP_TXE_EN			(0x00200000)
#define INT_EP_TX_DIS_EN		(0x00080000)
#define INT_EP_RX_DIS_EN		(0x00040000)
#define INT_EP_PHY_INT_EN		(0x00020000)
#define INT_EP_DP_INT_EN		(0x00010000)
#define INT_EP_MAC_ERR_EN		(0x00008000)
#define INT_EP_TDFU_EN			(0x00004000)
#define INT_EP_TDFO_EN			(0x00002000)
#define INT_EP_UTX_FP_EN		(0x00001000)
#define INT_EP_GPIO_EN_MASK		(0x00000FFF)

#define PIPE_CTL			(0x09C)
#define PIPE_CTL_TXSWING		(0x00000040)
#define PIPE_CTL_TXMARGIN_MASK		(0x00000038)
#define PIPE_CTL_TXDEEMPHASIS_MASK	(0x00000006)
#define PIPE_CTL_ELASTICITYBUFFERMODE	(0x00000001)

#define U1_LATENCY			(0xA0)
#define U2_LATENCY			(0xA4)

#define USB_STATUS			(0x0A8)
#define USB_STATUS_REMOTE_WK		(0x00100000)
#define USB_STATUS_FUNC_REMOTE_WK	(0x00080000)
#define USB_STATUS_LTM_ENABLE		(0x00040000)
#define USB_STATUS_U2_ENABLE		(0x00020000)
#define USB_STATUS_U1_ENABLE		(0x00010000)
#define USB_STATUS_SET_SEL		(0x00000020)
#define USB_STATUS_REMOTE_WK_STS	(0x00000010)
#define USB_STATUS_FUNC_REMOTE_WK_STS	(0x00000008)
#define USB_STATUS_LTM_ENABLE_STS	(0x00000004)
#define USB_STATUS_U2_ENABLE_STS	(0x00000002)
#define USB_STATUS_U1_ENABLE_STS	(0x00000001)

#define USB_CFG3			(0x0AC)
#define USB_CFG3_EN_U2_LTM		(0x40000000)
#define USB_CFG3_BULK_OUT_NUMP_OVR	(0x20000000)
#define USB_CFG3_DIS_FAST_U1_EXIT	(0x10000000)
#define USB_CFG3_LPM_NYET_THR		(0x0F000000)
#define USB_CFG3_RX_DET_2_POL_LFPS	(0x00800000)
#define USB_CFG3_LFPS_FILT		(0x00400000)
#define USB_CFG3_SKIP_RX_DET		(0x00200000)
#define USB_CFG3_DELAY_P1P2P3		(0x001C0000)
#define USB_CFG3_DELAY_PHY_PWR_CHG	(0x00020000)
#define USB_CFG3_U1U2_EXIT_FR		(0x00010000)
#define USB_CFG3_REQ_P1P2P3		(0x00008000)
#define USB_CFG3_HST_PRT_CMPL		(0x00004000)
#define USB_CFG3_DIS_SCRAMB		(0x00002000)
#define USB_CFG3_PWR_DN_SCALE		(0x00001FFF)

#define RFE_CTL				(0x0B0)
#define RFE_CTL_IGMP_COE		(0x00004000)
#define RFE_CTL_ICMP_COE		(0x00002000)
#define RFE_CTL_TCPUDP_COE		(0x00001000)
#define RFE_CTL_IP_COE			(0x00000800)
#define RFE_CTL_BCAST_EN		(0x00000400)
#define RFE_CTL_MCAST_EN		(0x00000200)
#define RFE_CTL_UCAST_EN		(0x00000100)
#define RFE_CTL_VLAN_STRIP		(0x00000080)
#define RFE_CTL_DISCARD_UNTAGGED	(0x00000040)
#define RFE_CTL_VLAN_FILTER		(0x00000020)
#define RFE_CTL_SA_FILTER		(0x00000010)
#define RFE_CTL_MCAST_HASH		(0x00000008)
#define RFE_CTL_DA_HASH			(0x00000004)
#define RFE_CTL_DA_PERFECT		(0x00000002)
#define RFE_CTL_RST			(0x00000001)

#define VLAN_TYPE			(0x0B4)
#define VLAN_TYPE_MASK			(0x0000FFFF)

#define FCT_RX_CTL			(0x0C0)
#define FCT_RX_CTL_EN			(0x80000000)
#define FCT_RX_CTL_RST			(0x40000000)
#define FCT_RX_CTL_SBF			(0x02000000)
#define FCT_RX_CTL_OVFL			(0x01000000)
#define FCT_RX_CTL_DROP			(0x00800000)
#define FCT_RX_CTL_NOT_EMPTY		(0x00400000)
#define FCT_RX_CTL_EMPTY		(0x00200000)
#define FCT_RX_CTL_DIS			(0x00100000)
#define FCT_RX_CTL_USED_MASK		(0x0000FFFF)

#define FCT_TX_CTL			(0x0C4)
#define FCT_TX_CTL_EN			(0x80000000)
#define FCT_TX_CTL_RST			(0x40000000)
#define FCT_TX_CTL_NOT_EMPTY		(0x00400000)
#define FCT_TX_CTL_EMPTY		(0x00200000)
#define FCT_TX_CTL_DIS			(0x00100000)
#define FCT_TX_CTL_USED_MASK		(0x0000FFFF)

#define FCT_RX_FIFO_END			(0x0C8)
#define FCT_RX_FIFO_END_MASK		(0x0000007F)

#define FCT_TX_FIFO_END			(0x0CC)
#define FCT_TX_FIFO_END_MASK		(0x0000003F)

#define FCT_FLOW			(0x0D0)
#define FCT_FLOW_OFF_MASK		(0x00007F00)
#define FCT_FLOW_ON_MASK		(0x0000007F)

#define RX_DP_STOR			(0x0D4)
#define RX_DP_STORE_TOT_RXUSED_MASK	(0xFFFF0000)
#define RX_DP_STORE_UTX_RXUSED_MASK	(0x0000FFFF)

#define TX_DP_STOR			(0x0D8)
#define TX_DP_STORE_TOT_TXUSED_MASK	(0xFFFF0000)
#define TX_DP_STORE_URX_TXUSED_MASK	(0x0000FFFF)

#define LTM_BELT_IDLE0			(0x0E0)
#define LTM_BELT_IDLE0_IDLE1000		(0x0FFF0000)
#define LTM_BELT_IDLE0_IDLE100		(0x00000FFF)

#define LTM_BELT_IDLE1			(0x0E4)
#define LTM_BELT_IDLE1_IDLE10		(0x00000FFF)

#define LTM_BELT_ACT0			(0x0E8)
#define LTM_BELT_ACT0_ACT1000		(0x0FFF0000)
#define LTM_BELT_ACT0_ACT100		(0x00000FFF)

#define LTM_BELT_ACT1			(0x0EC)
#define LTM_BELT_ACT1_ACT10		(0x00000FFF)

#define LTM_INACTIVE0			(0x0F0)
#define LTM_INACTIVE0_TIMER1000		(0xFFFF0000)
#define LTM_INACTIVE0_TIMER100		(0x0000FFFF)

#define LTM_INACTIVE1			(0x0F4)
#define LTM_INACTIVE1_TIMER10		(0x0000FFFF)

#define MAC_CR				(0x100)
#define MAC_CR_EEE_TX_CLK_STOP_EN	(0x00040000)
#define MAC_CR_EEE_EN			(0x00020000)
#define MAC_CR_EEE_TLAR_EN		(0x00010000)
#define MAC_CR_ADP			(0x00002000)
#define MAC_CR_AUTO_DUPLEX		(0x00001000)
#define MAC_CR_AUTO_SPEED		(0x00000800)
#define MAC_CR_LOOPBACK			(0x00000400)
#define MAC_CR_BOLMT_MASK		(0x000000C0)
#define MAC_CR_FULL_DUPLEX		(0x00000008)
#define MAC_CR_SPEED_MASK		(0x00000006)
#define MAC_CR_SPEED_1000		(0x00000004)
#define MAC_CR_SPEED_100		(0x00000002)
#define MAC_CR_SPEED_10			(0x00000000)
#define MAC_CR_RST			(0x00000001)

#define MAC_RX				(0x104)
#define MAC_RX_MAX_SIZE_SHIFT		(16)
#define MAC_RX_MAX_SIZE_MASK		(0x3FFF0000)
#define MAC_RX_FCS_STRIP		(0x00000010)
#define MAC_RX_VLAN_FSE			(0x00000004)
#define MAC_RX_RXD			(0x00000002)
#define MAC_RX_RXEN			(0x00000001)

#define MAC_TX				(0x108)
#define MAC_TX_BAD_FCS			(0x00000004)
#define MAC_TX_TXD			(0x00000002)
#define MAC_TX_TXEN			(0x00000001)

#define FLOW				(0x10C)
#define FLOW_CR_FORCE_FC		(0x80000000)
#define FLOW_CR_TX_FCEN			(0x40000000)
#define FLOW_CR_RX_FCEN			(0x20000000)
#define FLOW_CR_FPF			(0x10000000)
#define FLOW_CR_FCPT_MASK		(0x0000FFFF)

#define RAND_SEED			(0x110)
#define RAND_SEED_MASK			(0x0000FFFF)

#define ERR_STS				(0x114)
#define ERR_STS_FERR			(0x00000100)
#define ERR_STS_LERR			(0x00000080)
#define ERR_STS_RFERR			(0x00000040)
#define ERR_STS_ECERR			(0x00000010)
#define ERR_STS_ALERR			(0x00000008)
#define ERR_STS_URERR			(0x00000004)

#define RX_ADDRH			(0x118)
#define RX_ADDRH_MASK			(0x0000FFFF)

#define RX_ADDRL			(0x11C)
#define RX_ADDRL_MASK			(0xFFFFFFFF)

#define MII_ACC				(0x120)
#define MII_ACC_PHY_ADDR_SHIFT		(11)
#define MII_ACC_PHY_ADDR_MASK		(0x0000F800)
#define MII_ACC_MIIRINDA_SHIFT		(6)
#define MII_ACC_MIIRINDA_MASK		(0x000007C0)
#define MII_ACC_MII_READ		(0x00000000)
#define MII_ACC_MII_WRITE		(0x00000002)
#define MII_ACC_MII_BUSY		(0x00000001)

#define MII_DATA			(0x124)
#define MII_DATA_MASK			(0x0000FFFF)

#define MAC_RGMII_ID			(0x128)
#define MAC_RGMII_ID_TXC_DELAY_EN	(0x00000002)
#define MAC_RGMII_ID_RXC_DELAY_EN	(0x00000001)

#define EEE_TX_LPI_REQ_DLY		(0x130)
#define EEE_TX_LPI_REQ_DLY_CNT_MASK	(0xFFFFFFFF)

#define EEE_TW_TX_SYS			(0x134)
#define EEE_TW_TX_SYS_CNT1G_MASK	(0xFFFF0000)
#define EEE_TW_TX_SYS_CNT100M_MASK	(0x0000FFFF)

#define EEE_TX_LPI_REM_DLY		(0x138)
#define EEE_TX_LPI_REM_DLY_CNT		(0x00FFFFFF)

#define WUCSR				(0x140)
#define WUCSR_TESTMODE			(0x80000000)
#define WUCSR_RFE_WAKE_EN		(0x00004000)
#define WUCSR_EEE_TX_WAKE		(0x00002000)
#define WUCSR_EEE_TX_WAKE_EN		(0x00001000)
#define WUCSR_EEE_RX_WAKE		(0x00000800)
#define WUCSR_EEE_RX_WAKE_EN		(0x00000400)
#define WUCSR_RFE_WAKE_FR		(0x00000200)
#define WUCSR_STORE_WAKE		(0x00000100)
#define WUCSR_PFDA_FR			(0x00000080)
#define WUCSR_WUFR			(0x00000040)
#define WUCSR_MPR			(0x00000020)
#define WUCSR_BCST_FR			(0x00000010)
#define WUCSR_PFDA_EN			(0x00000008)
#define WUCSR_WAKE_EN			(0x00000004)
#define WUCSR_MPEN			(0x00000002)
#define WUCSR_BCST_EN			(0x00000001)

#define WK_SRC				(0x144)
#define WK_SRC_GPIOX_INT_WK_SHIFT	(20)
#define WK_SRC_GPIOX_INT_WK_MASK	(0xFFF00000)
#define WK_SRC_IPV6_TCPSYN_RCD_WK	(0x00010000)
#define WK_SRC_IPV4_TCPSYN_RCD_WK	(0x00008000)
#define WK_SRC_EEE_TX_WK		(0x00004000)
#define WK_SRC_EEE_RX_WK		(0x00002000)
#define WK_SRC_GOOD_FR_WK		(0x00001000)
#define WK_SRC_PFDA_FR_WK		(0x00000800)
#define WK_SRC_MP_FR_WK			(0x00000400)
#define WK_SRC_BCAST_FR_WK		(0x00000200)
#define WK_SRC_WU_FR_WK			(0x00000100)
#define WK_SRC_WUFF_MATCH_MASK		(0x0000001F)

#define WUF_CFG0			(0x150)
#define NUM_OF_WUF_CFG			(32)
#define WUF_CFG_BEGIN			(WUF_CFG0)
#define WUF_CFG(index)			(WUF_CFG_BEGIN + (4 * (index)))
#define WUF_CFGX_EN			(0x80000000)
#define WUF_CFGX_TYPE_MASK		(0x03000000)
#define WUF_CFGX_TYPE_MCAST		(0x02000000)
#define WUF_CFGX_TYPE_ALL		(0x01000000)
#define WUF_CFGX_TYPE_UCAST		(0x00000000)
#define WUF_CFGX_OFFSET_SHIFT		(16)
#define WUF_CFGX_OFFSET_MASK		(0x00FF0000)
#define WUF_CFGX_CRC16_MASK		(0x0000FFFF)

#define WUF_MASK0_0			(0x200)
#define WUF_MASK0_1			(0x204)
#define WUF_MASK0_2			(0x208)
#define WUF_MASK0_3			(0x20C)
#define NUM_OF_WUF_MASK			(32)
#define WUF_MASK0_BEGIN			(WUF_MASK0_0)
#define WUF_MASK1_BEGIN			(WUF_MASK0_1)
#define WUF_MASK2_BEGIN			(WUF_MASK0_2)
#define WUF_MASK3_BEGIN			(WUF_MASK0_3)
#define WUF_MASK0(index)		(WUF_MASK0_BEGIN + (0x10 * (index)))
#define WUF_MASK1(index)		(WUF_MASK1_BEGIN + (0x10 * (index)))
#define WUF_MASK2(index)		(WUF_MASK2_BEGIN + (0x10 * (index)))
#define WUF_MASK3(index)		(WUF_MASK3_BEGIN + (0x10 * (index)))

#define MAF_BASE			(0x400)
#define MAF_HIX				(0x00)
#define MAF_LOX				(0x04)
#define NUM_OF_MAF			(33)
#define MAF_HI_BEGIN			(MAF_BASE + MAF_HIX)
#define MAF_LO_BEGIN			(MAF_BASE + MAF_LOX)
#define MAF_HI(index)			(MAF_BASE + (8 * (index)) + (MAF_HIX))
#define MAF_LO(index)			(MAF_BASE + (8 * (index)) + (MAF_LOX))
#define MAF_HI_VALID			(0x80000000)
#define MAF_HI_TYPE_MASK		(0x40000000)
#define MAF_HI_TYPE_SRC			(0x40000000)
#define MAF_HI_TYPE_DST			(0x00000000)
#define MAF_HI_ADDR_MASK		(0x0000FFFF)
#define MAF_LO_ADDR_MASK		(0xFFFFFFFF)

#define WUCSR2				(0x600)
#define WUCSR2_CSUM_DISABLE		(0x80000000)
#define WUCSR2_NA_SA_SEL		(0x00000100)
#define WUCSR2_NS_RCD			(0x00000080)
#define WUCSR2_ARP_RCD			(0x00000040)
#define WUCSR2_IPV6_TCPSYN_RCD		(0x00000020)
#define WUCSR2_IPV4_TCPSYN_RCD		(0x00000010)
#define WUCSR2_NS_OFFLOAD_EN		(0x00000008)
#define WUCSR2_ARP_OFFLOAD_EN		(0x00000004)
#define WUCSR2_IPV6_TCPSYN_WAKE_EN	(0x00000002)
#define WUCSR2_IPV4_TCPSYN_WAKE_EN	(0x00000001)

#define NS1_IPV6_ADDR_DEST0		(0x610)
#define NS1_IPV6_ADDR_DEST1		(0x614)
#define NS1_IPV6_ADDR_DEST2		(0x618)
#define NS1_IPV6_ADDR_DEST3		(0x61C)

#define NS1_IPV6_ADDR_SRC0		(0x620)
#define NS1_IPV6_ADDR_SRC1		(0x624)
#define NS1_IPV6_ADDR_SRC2		(0x628)
#define NS1_IPV6_ADDR_SRC3		(0x62C)

#define NS1_ICMPV6_ADDR0_0		(0x630)
#define NS1_ICMPV6_ADDR0_1		(0x634)
#define NS1_ICMPV6_ADDR0_2		(0x638)
#define NS1_ICMPV6_ADDR0_3		(0x63C)

#define NS1_ICMPV6_ADDR1_0		(0x640)
#define NS1_ICMPV6_ADDR1_1		(0x644)
#define NS1_ICMPV6_ADDR1_2		(0x648)
#define NS1_ICMPV6_ADDR1_3		(0x64C)

#define NS2_IPV6_ADDR_DEST0		(0x650)
#define NS2_IPV6_ADDR_DEST1		(0x654)
#define NS2_IPV6_ADDR_DEST2		(0x658)
#define NS2_IPV6_ADDR_DEST3		(0x65C)

#define NS2_IPV6_ADDR_SRC0		(0x660)
#define NS2_IPV6_ADDR_SRC1		(0x664)
#define NS2_IPV6_ADDR_SRC2		(0x668)
#define NS2_IPV6_ADDR_SRC3		(0x66C)

#define NS2_ICMPV6_ADDR0_0		(0x670)
#define NS2_ICMPV6_ADDR0_1		(0x674)
#define NS2_ICMPV6_ADDR0_2		(0x678)
#define NS2_ICMPV6_ADDR0_3		(0x67C)

#define NS2_ICMPV6_ADDR1_0		(0x680)
#define NS2_ICMPV6_ADDR1_1		(0x684)
#define NS2_ICMPV6_ADDR1_2		(0x688)
#define NS2_ICMPV6_ADDR1_3		(0x68C)

#define SYN_IPV4_ADDR_SRC		(0x690)
#define SYN_IPV4_ADDR_DEST		(0x694)
#define SYN_IPV4_TCP_PORTS		(0x698)
#define SYN_IPV4_TCP_PORTS_IPV4_DEST_PORT_SHIFT	(16)
#define SYN_IPV4_TCP_PORTS_IPV4_DEST_PORT_MASK	(0xFFFF0000)
#define SYN_IPV4_TCP_PORTS_IPV4_SRC_PORT_MASK	(0x0000FFFF)

#define SYN_IPV6_ADDR_SRC0		(0x69C)
#define SYN_IPV6_ADDR_SRC1		(0x6A0)
#define SYN_IPV6_ADDR_SRC2		(0x6A4)
#define SYN_IPV6_ADDR_SRC3		(0x6A8)

#define SYN_IPV6_ADDR_DEST0		(0x6AC)
#define SYN_IPV6_ADDR_DEST1		(0x6B0)
#define SYN_IPV6_ADDR_DEST2		(0x6B4)
#define SYN_IPV6_ADDR_DEST3		(0x6B8)

#define SYN_IPV6_TCP_PORTS		(0x6BC)
#define SYN_IPV6_TCP_PORTS_IPV6_DEST_PORT_SHIFT	(16)
#define SYN_IPV6_TCP_PORTS_IPV6_DEST_PORT_MASK	(0xFFFF0000)
#define SYN_IPV6_TCP_PORTS_IPV6_SRC_PORT_MASK	(0x0000FFFF)

#define ARP_SPA				(0x6C0)
#define ARP_TPA				(0x6C4)

#define PHY_DEV_ID			(0x700)
#define PHY_DEV_ID_REV_SHIFT		(28)
#define PHY_DEV_ID_REV_SHIFT		(28)
#define PHY_DEV_ID_REV_MASK		(0xF0000000)
#define PHY_DEV_ID_MODEL_SHIFT		(22)
#define PHY_DEV_ID_MODEL_MASK		(0x0FC00000)
#define PHY_DEV_ID_OUI_MASK		(0x003FFFFF)

#define OTP_BASE_ADDR			(0x00001000)
#define OTP_ADDR_RANGE			(0x1FF)

#define OTP_PWR_DN			(OTP_BASE_ADDR + 4 * 0x00)
#define OTP_PWR_DN_PWRDN_N		(0x01)

#define OTP_ADDR1			(OTP_BASE_ADDR + 4 * 0x01)
#define OTP_ADDR1_15_11			(0x1F)

#define OTP_ADDR2			(OTP_BASE_ADDR + 4 * 0x02)
#define OTP_ADDR2_10_3			(0xFF)

#define OTP_ADDR3			(OTP_BASE_ADDR + 4 * 0x03)
#define OTP_ADDR3_2_0			(0x03)

#define OTP_PRGM_DATA			(OTP_BASE_ADDR + 4 * 0x04)

#define OTP_PRGM_MODE			(OTP_BASE_ADDR + 4 * 0x05)
#define OTP_PRGM_MODE_BYTE		(0x01)

#define OTP_RD_DATA			(OTP_BASE_ADDR + 4 * 0x06)

#define OTP_FUNC_CMD			(OTP_BASE_ADDR + 4 * 0x08)
#define OTP_FUNC_CMD_RESET		(0x04)
#define OTP_FUNC_CMD_PROGRAM		(0x02)
#define OTP_FUNC_CMD_READ		(0x01)

#define OTP_TST_CMD			(OTP_BASE_ADDR + 4 * 0x09)
#define OTP_TST_CMD_TEST_DEC_SEL	(0x10)
#define OTP_TST_CMD_PRGVRFY		(0x08)
#define OTP_TST_CMD_WRTEST		(0x04)
#define OTP_TST_CMD_TESTDEC		(0x02)
#define OTP_TST_CMD_BLANKCHECK		(0x01)

#define OTP_CMD_GO			(OTP_BASE_ADDR + 4 * 0x0A)
#define OTP_CMD_GO_GO			(0x01)

#define OTP_PASS_FAIL			(OTP_BASE_ADDR + 4 * 0x0B)
#define OTP_PASS_FAIL_PASS		(0x02)
#define OTP_PASS_FAIL_FAIL		(0x01)

#define OTP_STATUS			(OTP_BASE_ADDR + 4 * 0x0C)
#define OTP_STATUS_OTP_LOCK		(0x10)
#define OTP_STATUS_WEB			(0x08)
#define OTP_STATUS_PGMEN		(0x04)
#define OTP_STATUS_CPUMPEN		(0x02)
#define OTP_STATUS_BUSY			(0x01)

#define OTP_MAX_PRG			(OTP_BASE_ADDR + 4 * 0x0D)
#define OTP_MAX_PRG_MAX_PROG		(0x1F)

#define OTP_INTR_STATUS			(OTP_BASE_ADDR + 4 * 0x10)
#define OTP_INTR_STATUS_READY		(0x01)

#define OTP_INTR_MASK			(OTP_BASE_ADDR + 4 * 0x11)
#define OTP_INTR_MASK_READY		(0x01)

#define OTP_RSTB_PW1			(OTP_BASE_ADDR + 4 * 0x14)
#define OTP_RSTB_PW2			(OTP_BASE_ADDR + 4 * 0x15)
#define OTP_PGM_PW1			(OTP_BASE_ADDR + 4 * 0x18)
#define OTP_PGM_PW2			(OTP_BASE_ADDR + 4 * 0x19)
#define OTP_READ_PW1			(OTP_BASE_ADDR + 4 * 0x1C)
#define OTP_READ_PW2			(OTP_BASE_ADDR + 4 * 0x1D)
#define OTP_TCRST			(OTP_BASE_ADDR + 4 * 0x20)
#define OTP_RSRD			(OTP_BASE_ADDR + 4 * 0x21)
#define OTP_TREADEN_VAL			(OTP_BASE_ADDR + 4 * 0x22)
#define OTP_TDLES_VAL			(OTP_BASE_ADDR + 4 * 0x23)
#define OTP_TWWL_VAL			(OTP_BASE_ADDR + 4 * 0x24)
#define OTP_TDLEH_VAL			(OTP_BASE_ADDR + 4 * 0x25)
#define OTP_TWPED_VAL			(OTP_BASE_ADDR + 4 * 0x26)
#define OTP_TPES_VAL			(OTP_BASE_ADDR + 4 * 0x27)
#define OTP_TCPS_VAL			(OTP_BASE_ADDR + 4 * 0x28)
#define OTP_TCPH_VAL			(OTP_BASE_ADDR + 4 * 0x29)
#define OTP_TPGMVFY_VAL			(OTP_BASE_ADDR + 4 * 0x2A)
#define OTP_TPEH_VAL			(OTP_BASE_ADDR + 4 * 0x2B)
#define OTP_TPGRST_VAL			(OTP_BASE_ADDR + 4 * 0x2C)
#define OTP_TCLES_VAL			(OTP_BASE_ADDR + 4 * 0x2D)
#define OTP_TCLEH_VAL			(OTP_BASE_ADDR + 4 * 0x2E)
#define OTP_TRDES_VAL			(OTP_BASE_ADDR + 4 * 0x2F)
#define OTP_TBCACC_VAL			(OTP_BASE_ADDR + 4 * 0x30)
#define OTP_TAAC_VAL			(OTP_BASE_ADDR + 4 * 0x31)
#define OTP_TACCT_VAL			(OTP_BASE_ADDR + 4 * 0x32)
#define OTP_TRDEP_VAL			(OTP_BASE_ADDR + 4 * 0x38)
#define OTP_TPGSV_VAL			(OTP_BASE_ADDR + 4 * 0x39)
#define OTP_TPVSR_VAL			(OTP_BASE_ADDR + 4 * 0x3A)
#define OTP_TPVHR_VAL			(OTP_BASE_ADDR + 4 * 0x3B)
#define OTP_TPVSA_VAL			(OTP_BASE_ADDR + 4 * 0x3C)
#endif /* _LAN78XX_H */
