+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 110   ; 4              ; 5            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 109   ; 0              ; 68           ; 0                ; 68                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 77    ; 0              ; 70           ; 0                ; 70                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 186   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 250   ; 0              ; 0            ; 0              ; 178    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B9_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B9_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B6_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B6_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B4_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B4_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B2_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thestencil_2d_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1_reg                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                            ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thestencil_2d_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thestencil_2d_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                               ; 199   ; 0              ; 0            ; 0              ; 197    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                           ; 200   ; 2              ; 0            ; 2              ; 200    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                     ; 233   ; 37             ; 0            ; 37             ; 196    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                             ; 198   ; 0              ; 1            ; 0              ; 196    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d1                                                                                                                                                                                                                                                                                                                            ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7                                                                                                                                                                                                                                                                                                                                                                                                ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d1                                                                                                                                                                                                                                                                                                                            ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8                                                                                                                                                                                                                                                                                                                                                                                                ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d1                                                                                                                                                                                                                                                                                                                            ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9                                                                                                                                                                                                                                                                                                                                                                                                ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1                                                                                                                                                                                                                               ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thepassthru                                                                                                                                                                                                                                                   ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|asr|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|asr                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1                                                                                                                                                                                                              ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1                                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thestencil_2d_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 200   ; 0              ; 0            ; 0              ; 200    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thestencil_2d_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thestencil_2d_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 201   ; 0              ; 0            ; 0              ; 200    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr                                                                                                                                                                                                                                                                                                                                                                                                         ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1_reg                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                  ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                        ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 142   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                          ; 132   ; 2              ; 0            ; 2              ; 135    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0                                                                                     ; 132   ; 60             ; 0            ; 60             ; 131    ; 60              ; 60            ; 60              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                             ; 72    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                         ; 74    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thepassthru                                                                                                                                                                                                                                   ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1|asr|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1|asr                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1                                                                                                                                                                                              ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d1                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d1                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3                                                                                                                                                                                                                                                 ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|staging_reg                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1                                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1                                                                                                                                                                              ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5                                                                                                                                                                                                                                       ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|fifo                                                                                                                                                                    ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1                                                                                                                                                                         ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11                                                                                                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 1            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thestencil_2d_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 8     ; 0              ; 0            ; 0              ; 73     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thestencil_2d_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thestencil_2d_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 2            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0_reg                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 8     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 72    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 270   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                          ; 260   ; 2              ; 0            ; 2              ; 263    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0                                                                                     ; 260   ; 86             ; 0            ; 86             ; 259    ; 86              ; 86            ; 86              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                             ; 174   ; 0              ; 0            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                         ; 176   ; 1              ; 0            ; 1              ; 172    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thepassthru                                                                                                                                                                                                                                   ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1|asr|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1|asr                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1                                                                                                                                                                                              ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d1                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1                                                                                                                                                                              ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3                                                                                                                                                                                                                                       ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|fifo                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1                                                                                                                                                                          ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9                                                                                                                                                                                                                                     ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d1                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10                                                                                                                                                                                                                                                ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|fifo                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1                                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d1|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d1                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|fifo                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d1                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|fifo                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d1                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|fifo                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1                                                                                                                                                                                 ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18                                                                                                                                                                                                                                        ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d1                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|fifo                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20                                                                                                                                                                                                                                          ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d1|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d1                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|fifo                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22                                                                                                                                                                                                                                 ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                ; 73    ; 0              ; 1            ; 0              ; 174    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; 74    ; 0              ; 0            ; 0              ; 174    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thestencil_2d_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 72    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 75    ; 0              ; 0            ; 0              ; 175    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thestencil_2d_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 141   ; 0              ; 2            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thestencil_2d_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 173   ; 0              ; 2            ; 0              ; 171    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 144   ; 0              ; 0            ; 0              ; 178    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                            ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                                               ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                                                       ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write                                                                                                                                                                                                                                                                                                                                                                                    ; 75    ; 13             ; 4            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|u_permute_address                                                                                                                                                                                                                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                    ; 242   ; 13             ; 130          ; 13             ; 76     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 137   ; 0              ; 33           ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5_reg                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5                                                                                                                                                                                                                                                                                                                                                                                                                           ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; 22    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; 22    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 8     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1                                                                                                                                                                                                                                                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                               ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 205   ; 0              ; 0            ; 0              ; 81     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 104   ; 0              ; 2            ; 0              ; 102    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 206   ; 0              ; 0            ; 0              ; 81     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 174   ; 0              ; 0            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 342   ; 0              ; 2            ; 0              ; 340    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 590   ; 0              ; 0            ; 0              ; 576    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                          ; 580   ; 2              ; 0            ; 2              ; 583    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0                                                                                     ; 580   ; 237            ; 0            ; 237            ; 579    ; 237             ; 237           ; 237             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                             ; 343   ; 0              ; 0            ; 0              ; 341    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                         ; 345   ; 1              ; 0            ; 1              ; 341    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thepassthru                                                                                                                                                                                                                                   ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1|asr|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1|asr                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1                                                                                                                                                                                              ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1                                                                                                                                                                                             ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist6_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist6_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d1|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d1                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|staging_reg                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d1                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3                                                                                                                                                                                                                                                ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|staging_reg                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1                                                                                                                                                                                           ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d1|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d1                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|fifo                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1                                                                                                                                                                             ; 23    ; 5              ; 0            ; 5              ; 11     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11                                                                                                                                                                                                                                      ; 18    ; 3              ; 0            ; 3              ; 4      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|fifo                                                                                                                                                                    ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1                                                                                                                                                                         ; 15    ; 6              ; 0            ; 6              ; 19     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d1                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|fifo                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d1                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|fifo                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1                                                                                                                                                                                 ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25                                                                                                                                                                                                                                        ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d1                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|fifo                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27                                                                                                                                                                                                                                          ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d1|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d1                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|fifo                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29                                                                                                                                                                                                                                 ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d1                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|fifo                                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1                                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d1                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|fifo                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33                                                                                                                                                                                                                                          ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d1                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|fifo                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35                                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist24_sync_together95_aunroll_x_in_c0_eni15_11_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                    ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist24_sync_together95_aunroll_x_in_c0_eni15_11_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist25_sync_together95_aunroll_x_in_c0_eni15_12_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                    ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist25_sync_together95_aunroll_x_in_c0_eni15_12_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist15_sync_together95_aunroll_x_in_c0_eni15_3_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist15_sync_together95_aunroll_x_in_c0_eni15_3_tpl_4_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist14_sync_together95_aunroll_x_in_c0_eni15_2_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist14_sync_together95_aunroll_x_in_c0_eni15_2_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                ; 175   ; 0              ; 1            ; 0              ; 343    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; 176   ; 1              ; 0            ; 1              ; 343    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thestencil_2d_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 174   ; 0              ; 0            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 175   ; 0              ; 0            ; 0              ; 343    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 345   ; 0              ; 2            ; 0              ; 173    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 346   ; 0              ; 0            ; 0              ; 346    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 343   ; 0              ; 0            ; 0              ; 341    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 107   ; 0              ; 0            ; 0              ; 104    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                    ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read                                                                                                                                                                                                                                                                                                                                                         ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|u_permute_address                                                                                                                                                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                        ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thereaddata_reg_unnamed_stencil_2d10_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                            ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector                                                                                                                 ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                   ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                             ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                   ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                             ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                           ; 718   ; 0              ; 0            ; 0              ; 704    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                                                              ; 708   ; 2              ; 0            ; 2              ; 711    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0                                                                                                                         ; 708   ; 331            ; 0            ; 331            ; 707    ; 331             ; 331           ; 331             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                                                        ; 377   ; 0              ; 0            ; 0              ; 375    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                           ; 379   ; 1              ; 0            ; 1              ; 375    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|fifo                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d1                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_forked_and_stencil_2d3_delay                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d1                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|fifo                                                                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1                                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9                                                                                                                                                                                                                                                             ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d1                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|fifo                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1                                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11                                                                                                                                                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d1|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d1                                                                                                                                                                               ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23                                                                                                                                                                                                                                                ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d1                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|fifo                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_memdep_phi1_or_stencil_2d29_delay                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d1                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27                                                                                                                                                                                                                                                      ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|fifo                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1                                                                                                                                                                                       ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28                                                                                                                                                                                                                                                    ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d1                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25                                                                                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|fifo                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26                                                                                                                                                                                                                                                   ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1                                                                                                                                                                                   ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34                                                                                                                                                                                                                                                  ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d1                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|fifo                                                                                                                                                                                                      ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1                                                                                                                                                                                                           ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d1                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18                                                                                                                                                                                                                                                                 ; 71    ; 2              ; 0            ; 2              ; 33     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|fifo                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1                                                                                                                                                                                                             ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_masked_stencil_2d48_delay                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist9_i_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist9_i_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d1                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|staging_reg                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1                                                                                                                                                                                                           ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d1                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53                                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|staging_reg                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1                                                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54                                                                                                                                                                                                                                                          ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d1                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|fifo                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1                                                                                                                                                                                                       ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d1                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|fifo                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1                                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58                                                                                                                                                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d1                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|fifo                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1                                                                                                                                                                                                       ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|staging_reg                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d1                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|fifo                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1                                                                                                                                                                                                       ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thepassthru                                                                                                                                                                                                                                                       ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop1                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8                                                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17                                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d1                                                                                                                                                                                                       ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13                                                                                                                                                                                                                                                            ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|fifo                                                                                                                                                                                              ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1                                                                                                                                                                                                   ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15                                                                                                                                                                                                                                                          ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1                                                                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42                                                                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1                                                                                                                                                                                                 ; 23    ; 5              ; 0            ; 5              ; 11     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38                                                                                                                                                                                                                                                         ; 18    ; 3              ; 0            ; 3              ; 4      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|fifo                                                                                                                                                                                        ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1                                                                                                                                                                                             ; 15    ; 6              ; 0            ; 6              ; 19     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47                                                                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1                                                                                                                                                                                                                ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4                                                                                                                                                                                                                                                                 ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|fifo                                                                                                                                                                                                      ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1                                                                                                                                                                                                           ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45                                                                                                                                                                                                                                                              ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist42_sync_together157_aunroll_x_in_c0_eni29_16_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist42_sync_together157_aunroll_x_in_c0_eni29_16_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist43_sync_together157_aunroll_x_in_c0_eni29_17_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist43_sync_together157_aunroll_x_in_c0_eni29_17_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist49_sync_together157_aunroll_x_in_c0_eni29_23_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist49_sync_together157_aunroll_x_in_c0_eni29_23_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist51_sync_together157_aunroll_x_in_c0_eni29_25_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist51_sync_together157_aunroll_x_in_c0_eni29_25_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                  ; 472   ; 0              ; 1            ; 0              ; 377    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; 473   ; 0              ; 0            ; 0              ; 208    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                    ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read                                                                                                                                                                                                                                                                                                                                                         ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|u_permute_address                                                                                                                                                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                        ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thereaddata_reg_unnamed_stencil_2d11_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                                                            ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; 22    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; 22    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 8     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; 88    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; 88    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 74    ; 2              ; 0            ; 2              ; 77     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74    ; 0              ; 0            ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 74    ; 0              ; 0            ; 0              ; 77     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 74    ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1                                                                                                                                                                                                                                       ; 71    ; 31             ; 0            ; 31             ; 68     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                   ; 40    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_im0_cma_delay                                                                                                                                                                                                                                                                                          ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_im8_cma_delay                                                                                                                                                                                                                                                                                          ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_ma3_cma_delay                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3                                                                                                                                                                                                                                                                 ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|fifo|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|fifo                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5                                                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                            ; 72    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                         ; 74    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                        ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                               ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                           ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 343   ; 0              ; 0            ; 0              ; 341    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 543   ; 0              ; 0            ; 0              ; 251    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 683   ; 0              ; 2            ; 0              ; 342    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 884   ; 0              ; 0            ; 0              ; 254    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 105   ; 0              ; 0            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 106   ; 0              ; 0            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 105   ; 0              ; 2            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 105   ; 0              ; 2            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 106   ; 0              ; 0            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 104   ; 0              ; 0            ; 0              ; 102    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 624   ; 1              ; 321          ; 1              ; 220    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 301   ; 0              ; 0            ; 0              ; 218    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst|stencil_2d_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 228   ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; stencil_2d_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
