;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SPL 771, @-625
	SUB @127, 106
	MOV -7, <-20
	DJN -1, @-20
	JMP <127, #106
	SUB 0, -24
	MOV -7, <-20
	JMZ <130, 0
	ADD -1, 0
	MOV -7, <-20
	SUB @127, 106
	MOV -57, <-23
	MOV -7, <-20
	MOV -7, <-20
	JMN 0, -202
	SUB -1, 0
	ADD 120, <9
	SUB 31, 100
	SUB 31, 100
	SUB 31, 100
	SUB 70, @20
	MOV #72, @200
	SPL 771, @-625
	SUB 0, -24
	SLT 721, 0
	SPL 80, @-202
	MOV @10, @0
	JMP <121, <-9
	MOV @10, @0
	MOV @10, @0
	MOV @10, @0
	CMP 31, 100
	JMN 0, -202
	SUB #13, 1
	SUB #10, <462
	CMP 31, 100
	SUB #10, <462
	SUB #10, <462
	JMP @72, #200
	JMP @72, #200
	JMP @72, #200
	SPL 771, @-625
	JMP @72, #200
	JMP @72, #200
	SUB @127, 106
	JMP @72, #200
	SPL 0, <-54
	SUB #10, <462
