-- generated by newgenasym Thu Feb 12 13:48:52 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity isl12022ibz is
    port (    
	GND:       INOUT  STD_LOGIC;    
	\irq#/fout\: INOUT  STD_LOGIC;    
	SCL:       INOUT  STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	VBAT:      INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC;    
	X1:        INOUT  STD_LOGIC;    
	X2:        INOUT  STD_LOGIC);
end isl12022ibz;
