

================================================================
== Vitis HLS Report for 'conv2d_3_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Thu Nov 21 22:03:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |      152|      152|        53|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     270|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     410|    -|
|Register         |        -|     -|     609|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     609|     680|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_254_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln35_fu_400_p2                  |         +|   0|  0|  10|           3|           2|
    |empty_39_fu_300_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_41_fu_345_p2                  |         +|   0|  0|  18|          11|          11|
    |empty_42_fu_363_p2                  |         +|   0|  0|  71|          64|          64|
    |tmp_fu_272_p2                       |         +|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage16_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage17_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1443                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1447                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_readreq_state8   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran34to55_state34     |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_1_fu_374_p2               |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln35_fu_248_p2                 |      icmp|   0|  0|  10|           3|           3|
    |or_ln35_fu_368_p2                   |        or|   0|  0|   3|           3|           1|
    |tmp27_fu_335_p2                     |        or|   0|  0|   8|           8|           6|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 270|         193|         188|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  197|         45|    1|         45|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_return                |    9|          2|    1|          2|
    |fi_fu_102                |    9|          2|    3|          6|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |grp_fu_185_p0            |   14|          3|   32|         96|
    |grp_fu_185_p1            |   49|          9|   32|        288|
    |grp_fu_189_p0            |   59|         11|   32|        352|
    |indvar_fu_106            |    9|          2|    2|          4|
    |m_axi_gmem_ARADDR        |   14|          3|   64|        192|
    |sum_fu_98                |    9|          2|   32|         64|
    |sum_out                  |   14|          3|   32|         96|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  410|         88|  234|       1151|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_172       |   1|   0|    1|          0|
    |ap_CS_fsm                   |  44|   0|   44|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_return_preg              |   1|   0|    1|          0|
    |fi_fu_102                   |   3|   0|    3|          0|
    |gmem_addr_1_reg_528         |  64|   0|   64|          0|
    |gmem_addr_reg_518           |  64|   0|   64|          0|
    |icmp_ln35_1_reg_524         |   1|   0|    1|          0|
    |icmp_ln35_reg_514           |   1|   0|    1|          0|
    |indvar_fu_106               |   2|   0|    2|          0|
    |mul27_0_1_1_reg_595         |  32|   0|   32|          0|
    |mul27_0_1_2_reg_605         |  32|   0|   32|          0|
    |mul27_0_1_4_reg_615         |  32|   0|   32|          0|
    |mul27_0_1_reg_585           |  32|   0|   32|          0|
    |mul27_2_reg_560             |  32|   0|   32|          0|
    |mul27_3_reg_570             |  32|   0|   32|          0|
    |reg_199                     |  32|   0|   32|          0|
    |reg_203                     |  32|   0|   32|          0|
    |reg_208                     |  32|   0|   32|          0|
    |reg_213                     |  32|   0|   32|          0|
    |reg_217                     |  32|   0|   32|          0|
    |select_ln31_2_cast_reg_509  |  10|   0|   11|          1|
    |sum_fu_98                   |  32|   0|   32|          0|
    |sum_load_reg_549            |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 609|   0|  610|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_return            |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_791_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_791_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_791_p_opcode  |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_791_p_dout0   |   in|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_791_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_795_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_795_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_795_p_dout0   |   in|   32|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_795_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d.3_Pipeline_VITIS_LOOP_35_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|select_ln31_2        |   in|   10|     ap_none|                      select_ln31_2|        scalar|
|select_ln31          |   in|    5|     ap_none|                        select_ln31|        scalar|
|input_r              |   in|   64|     ap_none|                            input_r|        scalar|
|select_ln31_4        |   in|    5|     ap_none|                      select_ln31_4|        scalar|
|sum_out              |  out|   32|      ap_vld|                            sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                            sum_out|       pointer|
|sum_8_4_out          |  out|   32|      ap_vld|                        sum_8_4_out|       pointer|
|sum_8_4_out_ap_vld   |  out|    1|      ap_vld|                        sum_8_4_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

