# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../stopwatch.srcs/sources_1/new/btn_in.vhd" \
"../../../../../PC_05_template/SOURCES/ce_gen.vhd" \
"../../../../stopwatch.srcs/sources_1/new/debouncer.vhd" \
"../../../../stopwatch.srcs/sources_1/new/edge_detector.vhd" \
"../../../../stopwatch.srcs/sources_1/new/sync_reg.vhd" \
"../../../../../PC_05_template/SOURCES/SIM/btn_in_tb.vhd" \

# Do not sort compile order
nosort
