# Verilog

Originally a simulation tool.

Eventually transferred into synthesis.

