{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656422067649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656422067655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 21:14:27 2022 " "Processing started: Tue Jun 28 21:14:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656422067655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422067655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distance -c distance_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422067655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656422069156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656422069156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_drive.v(84) " "Verilog HDL information at uart_drive.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656422080030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_drive " "Found entity 1: uart_drive" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "distance.dirve.v(80) " "Verilog HDL information at distance.dirve.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656422080035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/distance.dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance.dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_drive " "Found entity 1: distance_drive" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_dirve.v(5) " "Verilog HDL Declaration information at vga_dirve.v(5): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656422080037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_dirve.v(6) " "Verilog HDL Declaration information at vga_dirve.v(6): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656422080037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/vga_dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/vga_dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dirve " "Found entity 1: vga_dirve" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/data_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/data_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_drive " "Found entity 1: data_drive" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(104) " "Verilog HDL information at uart_rx.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../src/uart_rx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_rx.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656422080052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/beep_dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/beep_dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_dirve " "Found entity 1: beep_dirve" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/sim/distance_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/sim/distance_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_top_tb " "Found entity 1: distance_top_tb" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/sel_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/sel_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/seg_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/seg_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/distance_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_top " "Found entity 1: distance_top" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/ip/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422080080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done uart_drive.v(29) " "Verilog HDL Implicit Net warning at uart_drive.v(29): created implicit net for \"tx_done\"" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usedw_sig uart_drive.v(44) " "Verilog HDL Implicit Net warning at uart_drive.v(44): created implicit net for \"usedw_sig\"" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "accept_wait_sig distance.dirve.v(44) " "Verilog HDL Implicit Net warning at distance.dirve.v(44): created implicit net for \"accept_wait_sig\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig distance_top_tb.v(12) " "Verilog HDL Implicit Net warning at distance_top_tb.v(12): created implicit net for \"trig\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel distance_top_tb.v(13) " "Verilog HDL Implicit Net warning at distance_top_tb.v(13): created implicit net for \"sel\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg distance_top_tb.v(14) " "Verilog HDL Implicit Net warning at distance_top_tb.v(14): created implicit net for \"seg\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led distance_top_tb.v(15) " "Verilog HDL Implicit Net warning at distance_top_tb.v(15): created implicit net for \"led\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk distance_top.v(44) " "Verilog HDL Implicit Net warning at distance_top.v(44): created implicit net for \"vga_clk\"" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "distance_top " "Elaborating entity \"distance_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656422080848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 distance_top.v(134) " "Verilog HDL assignment warning at distance_top.v(134): truncated value with size 32 to match size of target (28)" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422080849 "|distance_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/distance_top.v" "pll_inst" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422080955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422080956 ""}  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422080956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dirve vga_dirve:u_vga_dirve " "Elaborating entity \"vga_dirve\" for hierarchy \"vga_dirve:u_vga_dirve\"" {  } { { "../src/distance_top.v" "u_vga_dirve" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(83) " "Verilog HDL assignment warning at vga_dirve.v(83): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081039 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(119) " "Verilog HDL assignment warning at vga_dirve.v(119): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081039 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(155) " "Verilog HDL assignment warning at vga_dirve.v(155): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081039 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(167) " "Verilog HDL assignment warning at vga_dirve.v(167): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081039 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_drive data_drive:u_data_drive " "Elaborating entity \"data_drive\" for hierarchy \"data_drive:u_data_drive\"" {  } { { "../src/distance_top.v" "u_data_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(32) " "Verilog HDL assignment warning at data_drive.v(32): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081045 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 data_drive.v(44) " "Verilog HDL assignment warning at data_drive.v(44): truncated value with size 20 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081045 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_drive.v(72) " "Verilog HDL assignment warning at data_drive.v(72): truncated value with size 32 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081045 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_drive.v(76) " "Verilog HDL assignment warning at data_drive.v(76): truncated value with size 32 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081045 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_r\[99\] 0 data_drive.v(23) " "Net \"data_r\[99\]\" at data_drive.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656422081045 "|distance_top|data_drive:u_data_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:u_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:u_seg_drive\"" {  } { { "../src/distance_top.v" "u_seg_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081046 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot seg_drive.v(36) " "Verilog HDL Always Construct warning at seg_drive.v(36): inferring latch(es) for variable \"dot\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656422081047 "|distance_top|seg_drive:u_seg_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot seg_drive.v(36) " "Inferred latch for \"dot\" at seg_drive.v(36)" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081047 "|distance_top|seg_drive:u_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:u_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:u_sel_drive\"" {  } { { "../src/distance_top.v" "u_sel_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_drive.v(33) " "Verilog HDL assignment warning at sel_drive.v(33): truncated value with size 32 to match size of target (21)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081048 "|distance_top|sel_drive:u_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_drive.v(49) " "Verilog HDL Always Construct warning at sel_drive.v(49): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656422081048 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_drive.v(49) " "Inferred latch for \"next_state.state5\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_drive.v(49) " "Inferred latch for \"next_state.state4\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_drive.v(49) " "Inferred latch for \"next_state.state3\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_drive.v(49) " "Inferred latch for \"next_state.state2\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_drive.v(49) " "Inferred latch for \"next_state.state1\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_drive.v(49) " "Inferred latch for \"next_state.state0\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081049 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_drive distance_drive:u_distance " "Elaborating entity \"distance_drive\" for hierarchy \"distance_drive:u_distance\"" {  } { { "../src/distance_top.v" "u_distance" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 distance.dirve.v(130) " "Verilog HDL assignment warning at distance.dirve.v(130): truncated value with size 32 to match size of target (20)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081051 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(134) " "Verilog HDL assignment warning at distance.dirve.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081051 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(135) " "Verilog HDL assignment warning at distance.dirve.v(135): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081051 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(136) " "Verilog HDL assignment warning at distance.dirve.v(136): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081051 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(137) " "Verilog HDL assignment warning at distance.dirve.v(137): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081052 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(138) " "Verilog HDL assignment warning at distance.dirve.v(138): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081052 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(139) " "Verilog HDL assignment warning at distance.dirve.v(139): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081052 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 distance.dirve.v(152) " "Verilog HDL assignment warning at distance.dirve.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081052 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 distance.dirve.v(191) " "Verilog HDL assignment warning at distance.dirve.v(191): truncated value with size 32 to match size of target (23)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081053 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 distance.dirve.v(209) " "Verilog HDL assignment warning at distance.dirve.v(209): truncated value with size 32 to match size of target (23)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081053 "|distance_top|distance_drive:u_distance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_drive uart_drive:u_uart_drive " "Elaborating entity \"uart_drive\" for hierarchy \"uart_drive:u_uart_drive\"" {  } { { "../src/distance_top.v" "u_uart_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_drive.v(69) " "Verilog HDL assignment warning at uart_drive.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag uart_drive.v(84) " "Verilog HDL Always Construct warning at uart_drive.v(84): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(104) " "Verilog HDL assignment warning at uart_drive.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(105) " "Verilog HDL assignment warning at uart_drive.v(105): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(106) " "Verilog HDL assignment warning at uart_drive.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(107) " "Verilog HDL assignment warning at uart_drive.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(109) " "Verilog HDL assignment warning at uart_drive.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(110) " "Verilog HDL assignment warning at uart_drive.v(110): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data uart_drive.v(6) " "Output port \"rx_data\" at uart_drive.v(6) has no driver" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag uart_drive.v(87) " "Inferred latch for \"flag\" at uart_drive.v(87)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081067 "|distance_top|uart_drive:u_uart_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_drive:u_uart_drive\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_drive:u_uart_drive\|uart_tx:u_uart_tx\"" {  } { { "../src/uart_drive.v" "u_uart_tx" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(43) " "Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081069 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081069 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081069 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081069 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst " "Elaborating entity \"tx_fifo\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\"" {  } { { "../src/uart_drive.v" "tx_fifo_inst" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/tx_fifo.v" "scfifo_component" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422081319 ""}  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422081319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h141 " "Found entity 1: scfifo_h141" {  } { { "db/scfifo_h141.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h141 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated " "Elaborating entity \"scfifo_h141\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o741 " "Found entity 1: a_dpfifo_o741" {  } { { "db/a_dpfifo_o741.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o741 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo " "Elaborating entity \"a_dpfifo_o741\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\"" {  } { { "db/scfifo_h141.tdf" "dpfifo" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqb1 " "Found entity 1: altsyncram_jqb1" {  } { { "db/altsyncram_jqb1.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/altsyncram_jqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqb1 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|altsyncram_jqb1:FIFOram " "Elaborating entity \"altsyncram_jqb1\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|altsyncram_jqb1:FIFOram\"" {  } { { "db/a_dpfifo_o741.tdf" "FIFOram" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o741.tdf" "almost_full_comparer" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_o741.tdf" "three_comparison" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o741.tdf" "rd_ptr_msb" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_o741.tdf" "usedw_counter" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422081782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422081782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_o741.tdf" "wr_ptr" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_dirve beep_dirve:u_beep_dirve " "Elaborating entity \"beep_dirve\" for hierarchy \"beep_dirve:u_beep_dirve\"" {  } { { "../src/distance_top.v" "u_beep_dirve" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beep_dirve.v(29) " "Verilog HDL assignment warning at beep_dirve.v(29): truncated value with size 32 to match size of target (20)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081791 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep_dirve.v(30) " "Verilog HDL assignment warning at beep_dirve.v(30): truncated value with size 32 to match size of target (28)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081791 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep_dirve.v(41) " "Verilog HDL assignment warning at beep_dirve.v(41): truncated value with size 32 to match size of target (28)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081791 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../src/distance_top.v" "u_key_debounce" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422081792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(28) " "Verilog HDL assignment warning at key_debounce.v(28): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081793 "|distance_top|key_debounce:u_key_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_debounce.v(66) " "Verilog HDL assignment warning at key_debounce.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656422081793 "|distance_top|key_debounce:u_key_debounce"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg_drive:u_seg_drive\|dot " "LATCH primitive \"seg_drive:u_seg_drive\|dot\" is permanently enabled" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656422082602 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod0\"" {  } { { "../src/distance.dirve.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div5\"" {  } { { "../src/distance.dirve.v" "Div5" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod5\"" {  } { { "../src/distance.dirve.v" "Mod5" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div4\"" {  } { { "../src/distance.dirve.v" "Div4" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod4\"" {  } { { "../src/distance.dirve.v" "Mod4" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div3\"" {  } { { "../src/distance.dirve.v" "Div3" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod3\"" {  } { { "../src/distance.dirve.v" "Mod3" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div2\"" {  } { { "../src/distance.dirve.v" "Div2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod2\"" {  } { { "../src/distance.dirve.v" "Mod2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div1\"" {  } { { "../src/distance.dirve.v" "Div1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod1\"" {  } { { "../src/distance.dirve.v" "Mod1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "distance_drive:u_distance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"distance_drive:u_distance\|Mult0\"" {  } { { "../src/distance.dirve.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div0\"" {  } { { "../src/distance.dirve.v" "Div0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult1\"" {  } { { "../src/beep_dirve.v" "Mult1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sel_drive:u_sel_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sel_drive:u_sel_drive\|Mod0\"" {  } { { "../src/sel_drive.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult0\"" {  } { { "../src/beep_dirve.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult2\"" {  } { { "../src/beep_dirve.v" "Mult2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult0\"" {  } { { "../src/data_drive.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422082769 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656422082769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Mod0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422082872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Mod0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422082872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422082872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422082872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422082872 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422082872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422082945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422082945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422082989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422082989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div5\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422083197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div5 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083197 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422083197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div4\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422083417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div4 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083417 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422083417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div3\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422083632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div3 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083632 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422083632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div2\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422083839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div2 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422083839 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422083839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422083950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422083950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div1\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div1 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084055 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422084055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_mult:Mult0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_mult:Mult0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084268 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422084268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gft " "Found entity 1: mult_gft" {  } { { "db/mult_gft.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/mult_gft.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084368 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422084368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7jm " "Found entity 1: lpm_divide_7jm" {  } { { "db/lpm_divide_7jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_7jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i7f " "Found entity 1: alt_u_div_i7f" {  } { { "db/alt_u_div_i7f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_i7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084568 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422084568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sel_drive:u_sel_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sel_drive:u_sel_drive\|lpm_divide:Mod0\"" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422084900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sel_drive:u_sel_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"sel_drive:u_sel_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422084900 ""}  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422084900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422084974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422084974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422085013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422085013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422085070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422085070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085100 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422085100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656422085163 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656422085163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422085403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422085403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656422085542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422085542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422085559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656422086436 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 8 -1 0 } } { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 5 -1 0 } } { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 6 -1 0 } } { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656422086508 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656422086508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_g\[0\] GND " "Pin \"rgb_g\[0\]\" is stuck at GND" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656422087399 "|distance_top|rgb_g[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656422087399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656422087571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656422089357 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~18" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[1\]~20 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[1\]~20\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[1\]~20" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_21_result_int\[0\]~22 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_21_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_21_result_int\[0\]~22" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422089374 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1656422089374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg " "Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422089491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656422089741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656422089741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data " "No output dependent on input pin \"rx_data\"" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656422090071 "|distance_top|rx_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656422090071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4908 " "Implemented 4908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656422090072 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656422090072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4853 " "Implemented 4853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656422090072 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656422090072 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656422090072 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1656422090072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656422090072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656422090101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 21:14:50 2022 " "Processing ended: Tue Jun 28 21:14:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656422090101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656422090101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656422090101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656422090101 ""}
